Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

SoC Power Lead, Memory Subsystem

$192k - $278k

Google LLC

info_outline X In most instances, this position requires in-person interviews as part of the hiring process.Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA .

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience with memory subsystem architectures, including for mobile SoCs.
  • Experience in power management or low power design/methodology, as well as with low power architecture and power optimization techniques.
  • Experience with full product delivery cycle (e.g., definition, architecture, design and implementation, testing, productization).

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with memory subsystem architectures, cache hierarchies, system-level power and performance modeling, SoC-wide traffic analysis and optimizations, LPDDR standards, etc.
  • Excellent leadership, organizational, and communication skills.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits
Learn more about benefits at Google .

  • Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).
  • Own and drive cross-functional teams to deliver on power Key Performance Indicators (KPIs)for the memory subsystem and other major SoC IPs.
  • Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization.
  • Drive power-performance trade-off analysis for engineering reviews and product roadmap decisions.
  • Represent status of SoC power to the executive leadership team.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

#J-18808-Ljbffr

Vacancy posted 7 hours ago
Similar jobs that could be interesting for youBased on the SoC Power Lead, Memory Subsystem in Mountain View, CA vacancy
  • $192k - $278k

    Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).Own and drive cross-functional teams to deliver on power Key Performance... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    6 days ago
  • $323k

     ...Job Overview: We are seeking an experienced Senior Principal SOC Power Lead to drive power analysis, modeling, and optimization for System...  ...including technology node, mixed Vt design, standard cell and memory library selection, voltage, and power domain partitioning.... 
    Suggested
    Work at office
    Local area

    Arm Limited

    San Jose, CA
    7 hours ago
  • $200k - $250k

     ...experienced and highly motivated Lead SoC Architect to lead the...  ...development, performance modeling, subsystem integration, and cross-...  ...tradeoff analysis for performance, power, area, bandwidth, latency,...  ...modeling environments. Define memory hierarchy, NoC/interconnect... 
    Suggested
    Work at office
    Local area
    Night shift

    Bolt Graphics, Inc.

    Sunnyvale, CA
    2 days ago
  • $240k - $333k

    Define the SoC limits management by integrating hardware triggers...  ...to protect silicon health.Lead cross-functional teams to standardize...  ...features, including Power Telemetry, Estimators, and Droop...  ...holistic "Limits Management" subsystem. Your work ensures our SoCs deliver... 
    Suggested
    Worldwide

    Google

    Mountain View, CA
    4 days ago
  •  ...Apple Inc. in Cupertino seeks a SoC DRAM Memory Subsystem Validation Engineering Program Manager to lead memory readiness for our custom SoCs. You will drive bring-up, validation and complex debug across multi-functional teams, shaping the DRAM roadmap and coordinating... 
    Suggested

    Jobleads-US

    Cupertino, CA
    2 days ago
  •  ...We are looking for a senior SoC Chip Lead to join our San Jose office....  ...level tradeoffs across compute, memory bandwidth, and on-chip...  ...debug spanning floor-planning, power distribution, clocking, timing...  ...System Interconnects, Processor subsystems, and 2.5D/3D packaging and chiplet... 
    Work experience placement
    Work at office
    Worldwide

    Lattice Semiconductor

    San Jose, CA
    21 hours ago
  •  ...leader to verify and deliver its next generation Physical AI SoC. You will work with architects, RTL engineers, software...  ...through sign-off and tape-out, covering boot, root of trust, clock/reset topology, low-power behavior, and IO/memory subsystems. #J-18808-Ljbffr Velaura

    Velaura

    Santa Clara, CA
    3 days ago
  •  .... in Sunnyvale, CA, is seeking an experienced firmware lead engineer to architect, develop, and bring up embedded firmware...  ...interfaces, enable GPU orchestration, and ensure robust firmware across power, memory, and interconnect subsystems. #J-18808-Ljbffr Bolt Graphics, Inc.

    Bolt Graphics, Inc.

    Sunnyvale, CA
    1 day ago
  • $237.5k - $286k

     ...Principal PCIe Subsystem RTL lead TylSemi, Inc. San Jose, California, United States About this...  ...hundreds of chips, deliver clean power at scale, and move terabits of data without...  ...lead for next generation chiplet based SoCs for High-performance Compute and AI silicon... 
    Remote work
    Shift work

    TylSemi, Inc.

    San Jose, CA
    3 days ago
  • $272.9k - $409.3k

     ...Engineering Group, Engineering Group SoC Architecture General Summary As a SoC...  ...Architect, you will create performance and power models for the fabric NoC / DRAM controller...  ...interconnect NoCs, distributed system caches, memory controllers, IO controllers Verify... 
    Work experience placement
    Work from home
    Night shift

    QUALCOMM, Inc.

    Santa Clara, CA
    21 hours ago
  • $397.8k

     ...are seeking an experienced SoC Interconnect Technology Team Lead to drive the architecture,...  ...focus on performance, power efficiency, and system-level...  ...Collaborate with CPU, GPU, NPU, memory, and system teams to...  ...architecture across multiple subsystems.Passion for building... 
    Work at office
    Local area
    Night shift

    ARM

    San Jose, CA
    5 days ago
  • Google is seeking a Senior Staff CPU Cache Subsystem Design Engineer to lead front-end design teams, define...  ...generation CPU subsystems across target SOCs. You will collaborate with architecture, software, verification, power, DFT, and physical design teams to optimize... 

    Google LLC

    Mountain View, CA
    2 days ago
  • Velaura is seeking an experienced RTL Lead to drive the implementation of our next-generation Physical AI SoC. The role blends architectural influence with hands-...  ...methodologies, and oversee RTL across compute engines, memory subsystems, interconnects, and system infrastructure #J... 

    Velaura AI, Inc.

    Santa Clara, CA
    3 days ago
  • AMD in Santa Clara, CA is seeking a Memory Sub-system Validation Lead to drive pre- and post-silicon validation of on-die HBM for the Datacenter GPU line. You will partner with DRAM, Memory Controller, DV, DDR PHY, DRAM product engineering and software teams to ensure memory... 

    Advanced Micro Devices

    Santa Clara, CA
    4 days ago
  • Google's Silicon Development team is seeking a Technical Program Manager III to lead memory-related silicon programs across concept, architecture, design, validation and NPI, coordinating with SoC teams and external vendors. You will plan requirements with internal... 

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • Bolt Graphics, Inc. is seeking a Lead SoC Architect to define the technical direction for next-generation semiconductor products in Sunnyvale...  ...experience in SoC architecture and a strong understanding of subsystem integration. This role focuses on defining scalable... 
    Local area

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago
  • SiFive is seeking a Principal Design Verification Engineer to spearhead CPU-subsystem power-management verification across complex SoC environments, delivering data-center-grade signoff readiness. You will define architecture-aware verification strategies, drive cross-... 

    SiFive

    Santa Clara, CA
    2 days ago
  • Rivian in Palo Alto, CA is seeking a highly skilled Power Integrity & Power Architecture Engineer to lead end-to-end design, modeling, simulation, and post-silicon validation of advanced SoC power delivery architectures. You will bridge SoC design, power architecture,... 

    Rivian

    Palo Alto, CA
    1 day ago
  • Intel Corporation in Santa Clara, CA is seeking a Data Center SoC Power Architect to shape the power, performance, and efficiency strategy for world-class compute platforms powering cloud, AI, and HPC workloads. You will collaborate across silicon, firmware, software, and... 

    Intel Corporation

    Santa Clara, CA
    3 days ago
  • $232k - $368k

    NVIDIA is seeking an outstanding SoC Verification Engineer to serve as a Person-in-Charge...  ...SoC designs in the world. These chips power data center AI infrastructure, AI client computing...  ...leadership with clear mitigation plans.Lead risk identification and mitigation... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $100k

    Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance...  ...Engineer to lead post-silicon power characterization and correlation activities...  ....What you will learnHow state-of-the-art SoCs behave in real silicon across diverse workloads... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  •  ...looking for a CAD Back-end Lead to build, integrate,...  ..., timing and power analysis, physical verification...  ...block-level, hierarchical, subsystem-level, and full-chip...  ...standard-cell libraries, memories, IP collateral, RC...  ...multiple successful ASIC or SoC programs. Experience... 

    Velaura

    Santa Clara, CA
    2 days ago
  • $200k - $300k

     ...seeking an experienced RTL Lead to help drive the...  ...generation Physical AI SoC. This role combines architectural...  ...across AI workloads, memory systems,runtime...  ...compute engines, memory subsystems,interconnect, control logic...  ...Develop high-quality, power-efficient, and scalable... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    3 days ago
  • $200k - $300k

     ...Nuvacore is building ground-up high performance, low-power CPU for next-generation compute workloads. As a member of the CPU-specific...  ...for the product. THE ROLE As a Custom Library and Memory Layout Lead, you will participate in the following : Lead physical layout... 
    For contractors

    Nuvacore

    Santa Clara, CA
    1 day ago
  •  ...seeking an analytical and strategic SoC Design Verification (DV) Lead to architect, drive, and execute the...  ...silicon through rigorous block-level, subsystem, and full-chip verification. What...  ...of critical system features like power management (UPF), clocking/resets, and... 
    Remote work
    Shift work

    TylSemi

    San Jose, CA
    2 days ago
  • $200k - $275k

     ...Accelerator Architect Lead Boston, MA; San Jose, CA...  ...characterized by ultra-low power consumption and deep...  ..., analog and digital subsystems, firmware, and system interfaces...  ...processors, firmware, memory subsystems, and AI...  ...multiple projects and SoC generations. Minimum... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    5 days ago
  •  ...are determined to help solve them.AMD is powering the next generation of supercomputing, high...  ...the world forward.THE ROLE:We are seeking a lead PPA Architect to ensure that CPU Core &...  ...reviews across the product definition stack: SoC architecture, physical design... 
    Temporary work

    AMD

    Santa Clara, CA
    5 days ago
  • 1st Avenue Power seeks a Technical Program Manager for Power Systems to drive delivery of PCS, inverters, and DC-DC converters for utility-scale solar and storage. You will manage schedule, budget, scope, and risk across hardware, firmware, and test teams. You will coordinate... 

    Jobleads-US

    Mountain View, CA
    3 days ago
  • $220k - $250k

     ...than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-...  ...inference.We are seeking an experienced System Signal Integrity and Power Integrity Engineer Lead to solve complex, high‑impact integrity... 
    Flexible hours

    Cerebras Systems

    Sunnyvale, CA
    5 days ago
  • JPMorgan Chase is seeking a Senior Lead Site Reliability Engineer to define NFRs, set availability targets, and ensure SLIs/SLOs are met for AI-powered infrastructure. You will lead AI agent and MCP server initiatives, design robust observability pipelines, and guide teams... 

    Testing Site - JPMC

    Palo Alto, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to SoC Power Lead, Memory Subsystem. Be the first to apply!