Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

$105.65k - $149.15k

Intel

Job Details:

Job Description:

About Intel & Silicon Chassis

Intel is seeking an Entry Level Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to the verification of next-generation interconnect and chassis IPs that underpin Intel's most ambitious SoC and platform products.

Position Overview

You will work alongside senior engineers to build testbenches, write constrained-random tests, close functional coverage, and root-cause simulation failures - developing end-to-end verification skills from day one.

We look for engineers who think algorithmically, write clean code, and are excited to apply the latest AI-assisted development tools as a core part of how they work. You do not need to know everything on day one; you do need strong fundamentals, genuine curiosity, and the drive to ramp fast.

Key Responsibilities

• Develop testbench components, constrained-random stimulus, and functional checkers for interconnect and chassis IP under guidance of senior engineers

• Write, run, and debug simulation tests; analyze failures and root-cause issues to closure with clear technical write-ups

• Contribute to functional coverage plans, coverage closure analysis, and regression triage

• Participate in spec reviews, design discussions, and bug triage; learn to contribute across architecture, design, and software boundaries

• Use AI-assisted coding and debugging tools as an everyday part of development workflow; actively contribute to the team's productivity through automation and scripting

• Continuously build depth in hardware design, verification methodology, and the chip development flow

What We're Looking For

You should demonstrate the following professional traits to be successful:

• Genuine curiosity and the drive to ramp fast

• Algorithmic thinking with a commitment to writing clean code

• Enthusiasm for applying the latest AI-assisted development tools as a core part of how you work

Qualifications:

This position is not eligible for Intel immigration sponsorship.

Minimum Qualifications

• BS or MS in Electrical Engineering, Computer Engineering, or Computer Science and 3+ months of Internship experience in a hardware design or verification environment

• Foundation in logic design and digital circuits - required; ability to read and reason about RTL is essential

• Demonstrated algorithmic thinking and software fundamentals application - required

• Demonstrated proficiency in at least one of C/C++, Python, or SystemVerilog through coursework, projects, or internships

• Coursework or project exposure to two or more of the following: computer architecture, parallel and distributed computing, operating systems, hardware/software interfaces, VLSI design

• Demonstrated use of AI coding assistants as a regular part of coursework or project work - not occasional use, but as a genuine productivity tool

Preferred Qualifications

• Coursework or project work in hardware verification, FPGA design, or RTL simulation (ModelSim, VCS, Questa, or similar)

• Exposure to SystemVerilog, UVM concepts, or assertion-based verification through coursework, self-study, or internship

• Familiarity with standard bus protocols (AXI, AHB, PCIe) or cache/memory hierarchy concepts

• Demonstrated project work (senior design, research, hackathon, personal) involving hardware modeling, algorithm implementation in HDL, or hardware-software co-design

• Comfort working in Linux environments, using version control (git), and writing build/test automation scripts

• Worked experience in any related field

Job Type:

College Grad

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel ( .

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Santa Clara, CA vacancy
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...: We are looking for an experienced Verification Engineerto join our team for cutting-edge...  ...at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help... 
    Suggested

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    4 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...ROLE:We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be... 
    Suggested

    AMD

    San Jose, CA
    5 days ago
  •  ...Job Title:Design Verification Engineer Location:Santa Clara CA Duration: Long term Experience:8-15 Years Description : Key Responsibilities: Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand... 
    Suggested

    I-Flow

    Santa Clara, CA
    4 days ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Suggested

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    5 days ago
  • $200k - $300k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You will work closely with architects, RTL engineers, software engineers and system teams to establish confidence... 
    Suggested
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • $87.4k - $132k

     ...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet/PCIe/UCIe Switch expertise is needed CPU ARM/RISC-V with C knowledge Regression & Coverage Closure What We Are... 
    Hourly pay
    Full time
    Temporary work
    Work experience placement
    Work at office
    Local area
    Night shift

    Arrow ECS

    San Jose, CA
    2 days ago
  •  ...enterprise environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle.THE PERSON:We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC... 

    AMD

    Santa Clara, CA
    5 days ago
  • $113k - $169.6k

     ...Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group ASICS Engineering General Summary:...  ...Bluetooth, and RF transceiver. Ideal candidate will have: *RTL Design *ASIC front-end experience *Scripting Languages knowledge... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able...  ...world. Your Impact Set vision and strategy for ASIC verification methodology and execution across multiple programs and product... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    1 day ago
  • $120k - $200k

     ...efficiency, and faster time to value. About the team The Design Verification team works on the RDU, SambaNova's chip for machine learning...  ...alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through... 
    Full time
    Temporary work
    Local area
    Worldwide
    Flexible hours

    SambaNova

    San Jose, CA
    3 days ago
  •  ...Position: Design Verification Engineer (Einfochips) Job Description: Experience: 6+ Years Location: San Jose CA Job Description: What candidate will Be Doing: At-least 6+ years of experience in System Verilog HVL and C++/C At-least 6+ year of... 
    Full time
    Temporary work
    Work at office
    Local area

    Arrow ECS

    San Jose, CA
    4 days ago
  •  ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite role, Work from Client Office - 5 days a week Interview: Two rounds of Video interview Job Description: We are seeking a talented... 
    Full time
    Work at office

    Abode Tech Zone

    Sunnyvale, CA
    3 days ago
  • $184.7k - $324.8k

     ...Design Verification Engineer Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  •  ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min... 

    Software Technology Inc

    Santa Clara, CA
    5 days ago
  • $107.4k - $161.2k

     ...Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group ASICS...  ...ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify...  ...~6+ months of experience with design verification methods. Principal Duties & Responsibilities... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    5 days ago
  • $75k - $275k

     ...Design Verification Engineer We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next-generation Physical AI SoC. In this role, you will work closely with architects, RTL engineers, software engineers, and system teams to... 
    Flexible hours

    Auradine

    Santa Clara, CA
    5 days ago
  • $72.59 - $92.59 per hour

     ...Onsite role Pay: $72.59/HR to $92.59/HR Job Description: We are seeking a skilled and proactive Design Verification Engineer to join our team. The ideal candidate will have a strong background in product design, from concept to production, with proven experience... 

    The Fountain Group

    Santa Clara, CA
    3 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    2 days ago
  • $143.8k - $230k

     ...candidate will join a high‑performance design team responsible for state‑of‑the‑art subsystem...  .... Responsibilities Develop verification environments using modern verification...  ...’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent. ~12... 
    Work experience placement
    Local area

    Broadcom Corporation

    San Jose, CA
    4 days ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    5 days ago
  •  ...Design Verification Engineer As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug... 

    Kasmo Global

    San Jose, CA
    5 days ago
  •  ...Job Title: Interface Design Verification Engineer Location: San Jose, CA Job Description: Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR, Ethernet, USB, etc. Key Responsibilities... 

    SWITS DIGITAL Private Limited

    San Jose, CA
    5 days ago
  •  ...Design Verification Engineer Work Locations (3) Submit Resume Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    5 days ago
  • $143.8k - $230k

     ...In Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is... 
    Full time
    Local area
    Worldwide

    Broadcom Corporation

    San Jose, CA
    3 days ago
  • $126.8k - $190.9k

     ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job... 
    Relocation

    Apple

    Cupertino, CA
    5 days ago
  •  ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves... 
    Night shift

    SWITS DIGITAL Private Limited

    San Jose, CA
    5 days ago
  •  ...Micro-Processor Design Verification Engineer Responsibilities (depends on the detailed assignment, the candidate may actually carry out a portion of the responsibilities below): Design the verification architecture of a high-end 64 bit super scalar micro-processor... 

    Netpace

    Santa Clara, CA
    5 days ago
  •  ...Design Verification Engineer We are seeking a skilled Design Verification Engineer to join our hardware engineering team. The ideal candidate will be responsible for verifying complex digital designs using advanced verification methodologies to ensure high-quality... 

    Redolent

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!