Senior Chip Lead Engineer-SoC/ASIC
Advanced Micro Devices Inc
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.
Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.
THE ROLE
We're seeking a T-shaped engineer ready to elevate their impact.
You're an experienced ASIC/FPGA design engineer who has delivered meaningful work and is now asking, "What's next?" You're ready to broaden your scope, deepen your influence, and tackle challenges that span the entire chip development spectrum, from architecture through production shipment.
This is not a traditional engineering role. You won't be confined to a single discipline or siloed within one functional area. Instead, you'll serve as a technical partner to chip leads across dynamic, cross-functional teams, bringing both breadth and depth to solve complex technical challenges.
You'll build the strategic perspective, cross-functional fluency, and leadership presence needed to own full chip programs while making significant technical contributions from day one. If you're energized by variety, collaboration, and the opportunity to shape silicon from concept through production, we'd love to talk.
THE PERSON
You are a technically versatile engineer with deep expertise in one or more semiconductor domains and a broad understanding of the complete chip development lifecycle.
You thrive in ambiguous environments, approach challenges with curiosity and a growth mindset, and continuously seek opportunities to expand your technical and leadership capabilities. You are self-directed, proactive, and collaborative, with the ability to influence teams and drive alignment without relying on formal authority.
You excel at balancing technical depth with program-level perspective and enjoy working across organizational boundaries to deliver successful products.
KEY RESPONSIBILITIES
Technical Leadership
- Lead chip design initiatives from architectural concept through production release.
- Provide technical guidance across all phases of the chip development lifecycle, engaging domain experts when appropriate.
- Drive technical decisions in ambiguous and rapidly evolving project environments.
- Develop a broad understanding of system-level tradeoffs while maintaining expertise in key technical areas.
Stakeholder Management & Cross-Functional Collaboration
- Partner with chip leads and program managers to support scheduling, resource planning, and risk mitigation.
- Interface with customers, foundries, IP vendors, and EDA tool suppliers.
- Coordinate activities across hardware, software, systems, validation, and product teams.
- Build alignment and drive consensus among diverse stakeholders.
- Navigated complex situations with limited direction and establish clear execution plans.
Problem Solving & Innovation
- Identify and resolve complex technical challenges throughout the design flow.
- Apply analytical thinking and creative problem-solving approaches to overcome obstacles.
- Drive continuous improvement in design methodologies, development processes, and engineering practices.
- Contribute to technical strategy and long-term organizational capability growth.
Required Qualifications
Industry Experience
- 10+ years of semiconductor industry experience.
- 8+ years of hands‑on ASIC and/or FPGA design experience.
- Demonstrated experience across multiple phases of chip development including:
- Architecture definition and specification
- RTL development
- Verification and validation
- Physical design
- Package development
- Power optimization
- Silicon validation and characterization
- Manufacturing and production ramp
- System software development including device drivers and low-level software
- Experience working in ambiguous environments and adapting to changing requirements.
Technical Expertise
- Deep technical expertise in one or more semiconductor disciplines combined with a broad understanding of the full chip development lifecycle.
- Strong knowledge of:
- SoC and subsystem architecture
- RTL design and synthesis
- Verification methodologies
- Physical design principles
- Timing closure
- Power optimization techniques
- Manufacturing test and DFT methodologies
- Silicon bring-up and debug
- Package development and production ramp processes
- Knowledge of ASIC and FPGA design tools and methodologies.
- Proficiency with Verilog, VHDL, and/or SystemVerilog.
- Working knowledge of industry‑ standard EDA tools.
- Understanding of semiconductor manufacturing processes.
Leadership & Communication
- Strong written and verbal communication skills.
- Ability to influence stakeholders and drive outcomes without formal authority.
- Proven collaboration across engineering, business, and organizational boundaries.
- Strong strategic thinking, prioritization, and problem‑solving abilities.
- Self‑directed with a demonstrated growth mindset and learning agility.
Preferred Qualifications
- Experience with advanced process nodes (7nm and below).
- Exposure to multiple chip architectures including CPU, GPU, FPGA, AI/ML accelerators, and networking devices.
- Background spanning both ASIC and FPGA development.
- Experience interacting directly with customers, vendors, foundries, and external partners.
- Prior technical leadership, mentoring, team leadership, or management experience.
ACADEMIC CREDENTIALS
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- Master's degree preferred.
ADDITIONAL INFORMATION
This role is not eligible for visa sponsorship.
#LI-RL1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
#J-18808-Ljbffr- ...breakthroughs, or bringing leading edge products to market... ...'re seeking a T-shaped engineer ready to elevate their... ....You're an experienced ASIC/FPGA design engineer... ...challenges that span the entire chip development spectrum,... ....Strong knowledge of:SoC and subsystem...Senior
- NVIDIA Corporation is seeking a Senior Manager of ASIC Chip Engineering in Santa Clara. You will drive the execution of SOCs from concept to production, coordinating IP design, DFT, physical design, and emulation across a global, matrixed team. The role requires a strong...Senior
$232k - $368k
...human imagination and intelligence.We are seeking an ASIC Chip Manager to help drive development of future SoC processors to be used in client, workstation,... ...and characterize key technical risks and work with engineering and management teams to identify mitigation strategies...SeniorFull time$195k - $250k
Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including...Senior- ...Corp., a Silicon Valley hardware startup, seeks a senior EE to define the DFT architecture for a multi-chip SOC, encompassing test design functions such as Scan,... ...DFT techniques. You will work with a world-class engineering team, require 15+ years of EE experience, fluency...Senior
- Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
- Qualcomm Technologies, Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages of the physical design flow for high-performance ASICs/SoCs, including floorplanning, CTS, routing...Senior
- NVIDIA in Santa Clara, California is seeking an experienced ASIC Design Engineer to contribute to cutting-edge SoCs and GPUs. You will own micro-architecture, implement RTL, and deliver verified, synthesis-timing clean designs for high-performance graphics and AI applications...Senior
- Apple Inc. in Santa Clara is seeking an experienced engineer to join our ASIC design team focused on memory subsystem architecture. You will drive... ...influence next‑generation Apple hardware, while shaping efficient memory hierarchies for SOCs. #J-18808-Ljbffr Apple Inc.Senior
$182.36k - $273.2k
...thrive, learn, and lead. Your Team, Your ImpactMarvell... ..., industry-leading ASICs for the hyperscale... ..., developing chips in TSMC advanced... ...global, multi-site engineering organization... ...are looking for a senior experienced technical... ...DSP datapath, and SoC architecture· Proactively...SeniorPermanent employmentFull timeWork from home$143.8k - $230k
...Description:We are seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon projects. In this high-... ....Experience: 12+ years of direct industry experience in ASIC/SoC digital design, with a proven track record of owning...Full timeLocal area$220k - $250k
...a seasoned RTL Design Tech Lead to drive micro-architecture... ...technical execution for complex ASIC/SoC programs. This role... ...for major subsystems or full‑chip blocks. Define micro‑architecture... ...and mentor a team of RTL engineers (junior to senior ICs). Drive design reviews...Work from home- A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within...Senior
- NVIDIA in Santa Clara, CA is seeking a Full-Chip RTL Integration Engineer to join the Advanced Technology Group. You will lead RTL integration of IPs into complex ASIC/SoC designs, owning clocking, reset, address mapping, and power domain integration while ensuring design...Senior
- NVIDIA in Santa Clara is seeking an ASIC Timing Engineer to drive timing analysis and closure for GPUs, CPUs, LPUs and SoCs. You will work with RTL, DFX, clocks teams to devise... ...power optimization, with experience in full-chip timing paths and crosstalk analysis. Join a...SeniorFull time
$136k - $218.5k
NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world’s most powerful AI-enabled SoCs. These... ...verification strategies and complete plans at the full chip level.Build and continuously reform verification infrastructure...SeniorFull timeWorldwide- Tensordyne, a Sunnyvale-based AI system solutions company, is seeking a senior ASIC STA lead to drive frontend physical design and timing closure across full-chip and block-level workstreams. You will collaborate with a global team, develop scalable STA workflows, and...Senior
$185k - $250k
A Silicon Valley-based hardware startup is looking for a highly experienced Post-Silicon ASIC Validation Engineer. The role involves leading validation of complex networking ASICs and chiplet-based architectures. The ideal candidate has strong expertise in post-silicon...Senior$136k - $218.5k
...are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing... ...Drive Timing Analysis and Closure: Lead the timing analysis and closure... ...NVIDIA's GPUs, CPUs, LPUs, and SoCs at block level, cluster level, and full chip level.Collaborate with Cross-Functional...SeniorFull time- ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this... ...role, you will develop custom SoCs that drive the performance and efficiency... ...in all aspects of front‑end chip development process (e.g., CDC/...Senior
$170k - $230k
...TECHNOLOGIES CORP in Sunnyvale, CA is seeking a Sr. Full Chip Physical Verification Engineer to drive cutting-edge silicon integration for space technologies... ...like Calibre and ICV. Candidates should have 5+ years in ASIC design and a Bachelor's in electrical/computer...Senior$168k - $264.5k
...Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team. In this role,... ...subsystems into large-scale SoCs while ensuring design quality,... ...environment.What you'll be doing:Lead RTL integration of multiple internal...SeniorFull time- NVIDIA is seeking a Senior SoC ASIC Verification Engineer to verify the functionality of world-class AI-enabled SoCs powering self-driving cars, gaming... ...robust verification infrastructure for next-generation chips. Join a cross-functional team of architects, RTL designers...Senior
- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal...Senior
$168k - $310.5k
NVIDIA Gruppe in Santa Clara is seeking experienced ASIC Design Engineers to design and implement advanced SoCs and GPUs. The ideal candidate will have a Master's... ...guidelines, and utilizing AI technologies to innovate in chip design. Competitive compensation includes a salary...Senior- ...startup in Sunnyvale, CA seeking a project manager with SoC/IC experience to plan and oversee ASIC/SOC development from concept to production. The PM will... ...semiconductors, strong PM skills, and the ability to lead complex, globally coordinated #J-18808-Ljbffr Jobleads...SeniorWork at office3 days per week
$136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At... ...technology, integrating advanced ASICs, and partnering with experts... ...computer graphics—to leading the charge in AI and deep learning... ...in the front-end chip implementation process and propose...SeniorFull time$136k - $218.5k
...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible... ...understand the clocking requirements for the chip. The clocks team interacts with the floor... ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams.Get...SeniorFull timeWork experience placement- NVIDIA is seeking a Senior SOC Design Engineer to join our SOC Design team in Santa Clara, CA. You will... ...generation GPUs and SOCs and collaborate with ASIC, CAD, and physical design teams. You... ...Electrical Engineering, 3+ years of chip design experience, strong RTL design...Senior
$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer... ...design and implement the world’s leading SoC's and GPU's. This position offers... ...optimize floorplans during early chip development.Drive the area review...SeniorFull time
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Chip Lead Engineer-SoC/ASIC. Be the first to apply!
- lead operating engineer San Jose, CA
- lead engineer San Jose, CA
- senior living San Jose, CA
- senior associate vice president San Jose, CA
- senior app developer San Jose, CA
- senior manufacturing engineer San Jose, CA
- senior ml engineer San Jose, CA
- senior executive director San Jose, CA
- senior application support engineer San Jose, CA
- senior manager data analytics San Jose, CA


