Layout Verification / PEX Engineer
$110k - $150kPsiQuantum
PsiQuantum’s mission is to build the first useful quantum computers—machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million-qubit, fault-tolerant quantum systems. Quantum computers harness the laws of quantum mechanics to solve problems that even the most advanced supercomputers or AI systems will never reach. Their impact will span energy, pharmaceuticals, finance, agriculture, transportation, materials, and other foundational industries. Our architecture and approach is based on silicon photonics. By leveraging the advanced semiconductor manufacturing industry—including partners like GlobalFoundries—we use the same high-volume processes that already produce billions of chips for telecom and consumer electronics. Photonics offers natural advantages for scale: photons don’t feel heat, are immune to electromagnetic interference, and integrate with existing cryogenic cooling and standard fiber-optic infrastructure. In 2024, PsiQuantum announced government-funded projects to support the build-out of our first utility-scale quantum computers in Brisbane, Australia, and Chicago, Illinois. These initiatives reflect a growing recognition that quantum computing will be strategically and economically defining—and that now is the time to scale. PsiQuantum also develops the algorithms and software needed to make these systems commercially valuable. Our application, software, and industry teams work directly with leading Fortune 500 companies—including Lockheed Martin, Mercedes-Benz, Boehringer Ingelheim, and Mitsubishi Chemical—to prepare quantum solutions for real-world impact. Quantum computing is not an extension of classical computing. It represents a fundamental shift—and a path to mastering challenges that cannot be solved any other way. The potential is enormous, and we have a clear path to make it real. Come join us. Job Summary:The PsiQuantum Foundry Engineering team develops and supports a silicon photonics technology platform in collaboration with our development partners. This work includes enabling new materials, process modules, and technology capabilities required to support PsiQuantum’s product development roadmap for a commercially useful quantum computer.The Layout Verification / Parasitic Extraction Engineer will support the physical and electrical verification of photonic integrated circuits within PsiQuantum’s silicon photonics technology platform. This role will focus on validating the electrical routing associated with photonic circuits, including routing for photonic devices, bias lines, heaters, phase shifters, modulators, monitor structures, control signals, and electrical I/O interfaces.This is a hands-on execution role suited for a detail-oriented engineer who is comfortable working with EDA tools. The engineer will run established DRC, LVS, ERC, antenna, density, and parasitic extraction flows; review verification reports; generate extracted outputs; and work with layout and design engineers to identify and resolve layout verification issues prior to tapeout.Responsibilities:Run established DRC, LVS, ERC, antenna, density, and parasitic extraction flows using existing scripts, runsets, and foundry PDK decks.Validate electrical routing in photonic integrated circuit layouts, including routing for photonic devices, bias lines, heaters, phase shifters, modulators, monitor structures, control signals, and electrical I/O interfaces.Generate extracted netlists and extracted views for post-layout electrical simulation.Maintain organized logs, reports, run directories, and status trackers.Support block-level and chip-level verification activities prior to tapeout.Experience/Qualifications:Required qualifications:Bachelor’s degree in Electrical Engineering, Physics, Microelectronics, or related field, or equivalent experience.Basic knowledge of IC layout and physical verification concepts.Exposure to DRC, LVS, or parasitic extraction.Familiarity with Linux or Unix environments.Strong attention to detail and ability to follow established procedures.Good communication and documentation skills.Demonstrated interest in quantum computing.Ability to contribute in a fast-moving start-up environment.Preferred qualifications:Exposure to analog/mixed-signal ICs, or custom IC layout.Experience with Cadence Virtuoso, Siemens Calibre, Cadence Pegasus/PVS, Cadence Quantus, and similar EDA tools.Familiarity with post-layout simulation flows and extracted netlists.Basic scripting experience in Python.Exposure to silicon photonics, photonic integrated circuits, or optoelectronics.Demonstrated interest in quantum computing, silicon photonics, or advanced semiconductor technology.PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.Note: PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to View email address on click.appcast.io are not accepting unsolicited resumes from employment agencies.The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located. Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.U.S. Base Pay Range $110,000—$150,000 USDBay Area Pay Range $150,000—$170,000 USD
$120k - $250k
What MatX Is BuildingMatX is seeking engineers with strong Rust skills to join our team as... ...you. You do not need prior hardware or verification experience to apply — if you know Rust,... ...with low-level systems concepts: memory layout, concurrency, bit manipulationGenuinely...SuggestedFull timeWork experience placementWork at officeLocal areaRemote workMonday to FridayFlexible hours3 days per week$120k - $212.5k
...availability. We build the full stack—from silicon and rack design through compilers, kernels, and ML models. We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our hardware and software at every layer of the stack.What You'll Do HereApply...SuggestedFull timeWork experience placementLocal areaRemote workMonday to FridayFlexible hoursShift work$128.88k - $245.16k
...Position OverviewThe Aerospace, Defense & Government (ADG) Senior Physical Verification Application Engineer provides specialized technical support to Intel Foundry Services customers on layout verification and parasitic extraction. This critical role ensures successful...SuggestedFull timeInternshipLocal areaImmediate startShift work$103.9k - $140.6k
...and robots to make more intelligent and safe decisions.Role Overview:We are seeking a highly skilled and motivated Verification and Validation (V&V) Engineer to join our team, focusing on the rigorous testing and quality assurance of our cutting-edge LiDAR products. This...SuggestedFull timeFlexible hours$125.8k - $170.2k
...Overview:We are looking for an experienced Board Validation and Test Engineer to join our test engineering team. This role, you will drive... ...signal paths.Correlate ICT/FCT failures with schematic intent, layout, and silicon performance.Use advanced instrumentation (scopes,...SuggestedFull timeContract workFlexible hours- ...Job Description Job Description Analog/Mixed-Signal Verification Engineer focusing on high-performance analog-to-digital and digital-to-analog... ...HSPICE circuit simulation tools ~ Must be familiar with layout parasitic extraction tools and layout dependent impairments...
- ...formal proofs of design correctness using model checking, property verification, and equivalence analysis. You’ll collaborate closely with RTL... ...verification, and ML research teams to develop hybrid formal engines that reason about AI‑generated hardware at scale. You’ll...
$154.9k - $209.6k
...'ll do:Drive and participate across various development activities including schematic driven layout and design, p-cell development, PDK management, and physical verifications.Drive and participate in software selection procedures to implement integrated environment for...Flexible hours$119.8k - $234.7k
...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud... ...the cloud infrastructure. We are looking for a Senior Verification Engineer to join the team.#SCHIE ResponsibilitiesIn this role...Ongoing contractPermanent employmentInternshipWork at officeLocal areaWorldwideNight shift3 days per week$200k - $300k
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation: $200K - $300K base DOE plus equityRequirements: SoC Verification (Full-Chip & Block-Level), SystemVerilog / UVM, AMBA Protocols...$189k - $274k
...to go, and make mobility more efficient and accessible for all. We’re searching for a Senior Staff Vehicle Hardware Verification and Validation Engineer Lead.As the Senior Staff Vehicle Hardware Verification and Validation Lead, you will be responsible for defining, executing...Work experience placementWork at officeLocal area3 days per week$120k - $243k
ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work....Full timeWork experience placementWork at officeLocal areaImmediate start2 days per week$138k - $198k
Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design verification leads and design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments...Worldwide$138k - $198k
Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness... ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or...Worldwide$135k - $155k
...is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world...Permanent employmentTemporary workWorldwideWeekend work- ...functional teams (DV/Arch/Design/FW) to identify coverage scope Minimum Qualifications: 2-3 year of experience in RTL Design and Verification area of which 2+ years of experience in SoC Design Verification and HW/SW verification or o Master Degree in relevant subject...Internship
$120k - $250k
...efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$163k - $237k
...from scratch for complex, scalable, and programmable IPs.Drive verification excellence by implementing sophisticated constrained random... ...bridge different subsystems. Mentor and guide junior verification engineers on design verification (DV) engineering best practices to...Worldwide$175k - $280k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the...Permanent employmentTemporary workWorldwideWeekend work$119.8k - $234.7k
...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud... ...this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational measures...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$142.8k - $274.8k
...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud... ...infrastructure.We are looking for a Principal Silicon Design Verification Engineer to join the team.ResponsibilitiesOwn the development...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$127.63k - $191.2k
...highly skilled and experienced Senior Staff Level Physical Verification CAD Engineer to join our dynamic team. The ideal candidate will have a deep... .... This role involves working closely with design and layout teams to ensure the integrity and performance of Marvell's...Permanent employmentFull timeInternshipWork from home$142.8k - $274.8k
...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud... ...our world. The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate, driven, and intellectually curious...Ongoing contractPermanent employmentWork at officeLocal areaWorldwide3 days per week$215k - $300k
...people — move around the planet. We are a team of mission-driven engineers with experience across aerospace, robotics and self-driving cars working to make this future a reality.As a Sr. FPGA Verification Engineer at Reliable Robotics, you will be a part of the Embedded...Permanent employmentCasual work- Qualifications / Minimum Expectations: Strong SV Knowledge and coding skills Knowledge of FPGA Experience in Xilinx FPGA and Vivado design tools Experience in commercial simulators (Xcelium, Modelsim, VCS) Experience integrating/writing Behavior C models Scripting in TCL...
$116k - $189.75k
NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging...Full time$120k - $275k
...including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these...Full timeWork experience placementLocal areaRemote workMonday to FridayFlexible hours$136k - $218.5k
...teams across geographies and solving sophisticated problems daily? If so, we are looking for hardworking systems engineers who will craft DV/Verification knowledge and extend to emulation & FPGA environments for our next generation GPUs, SOCs, NICs, and Switches on industry...Full time$163k - $237k
Define and drive the formal verification sign-off approach across complex IP and SoC designs, utilizing advanced formal techniques.Architect... ...and sign-off metrics.Guide logic designers and verification engineers to effectively incorporate formal methods into their...Worldwide- C++ Programming Language - CPU and Debug Validation Engineer Job Description Work with silicon in the lab, to validate CPU and debug... ...CoreSight architecture is a big plus Knowledge with RTL design and verification is a plus Knowledge with Python programming is a plus...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Layout Verification / PEX Engineer. Be the first to apply!
- validation specialist Palo Alto, CA
- computer system validation engineer Palo Alto, CA
- verification & validation engineer Palo Alto, CA
- validation consultant Palo Alto, CA
- validation engineer Palo Alto, CA
- verification engineer Palo Alto, CA
- senior design verification engineer Palo Alto, CA
- validation specialist
- asic verification engineer
- computer system validation engineer


