Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Design Verification Engineer

Intelliswift

Testbench development - System Verilog UVM and C tests Integration/development of C tests/APIs and SW build flow Integration/development of UVM mailboxes and HW/SW communication components Integration of lower level UVM testbenches Test plan development Power Aware testbench development and simulations Seamless porting between simulation/emulation/prototyping platforms Regression setup and debug for RTL/Gate Level Netlist/UPF PA sim/Emulation/Proto Coverage collection and closure Working with cross functional teams (DV/Arch/Design/FW) to identify coverage scope Minimum Qualifications: 2-3 year of experience in RTL Design and Verification area of which 2+ years of experience in SoC Design Verification and HW/SW verification or o Master Degree in relevant subject and 1 year of internship and/or verification or design specific projects Knowledge of System Verilog UVM and vertical testbench integration Knowledge of low level HW/SW interaction and debug Basic Knowledge of multi CPU and debug architectures Some Experience with development of fully automated flows Preferred Qualification:

  • Experience with low level SW debug - disasm, Tarmac, trace
  • Experience with RISC-V architecture
Experience with coresight architecture Experience with embedded SW low level concepts and debug - Tarmac, ROM, RAM, linkers, elf, disasm, code sections, cache, security Experience with coverage merging across simulation and emulation Experience with Power Aware and Gate Level Netlist in Emulation Experience with development of fully automated flows Experience with Gate Level Simulations • Python Scripting Additional Job Details: 1 - C Programming Language (P3 - Advanced) | 2 - C++ Programming Language (P3 - Advanced) | 3 - PERL Scripting (P3 - Advanced) Primary Skill Python

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Design Verification Engineer in Menlo Park, CA vacancy
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $135k - $155k

     ...SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    2 days ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments using SystemVerilog... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    7 hours ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.Create a constrained-random verification environment using SystemVerilog and Universal... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $190k - $230k

     ...ultra high-speed inference.Key ResponsibilitiesWork with architects, designers, post silicon and software engineers to ensure a high-quality design that works for silicon.Develop and implement verification strategies, detailed tests and coverage plans based on micro-... 
    Suggested

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $138k - $198k

    Verify designs using verification techniques and methodologies.Work cross-functionally to debug failures and verify the functional correctness...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field,... 
    Worldwide

    Google

    Mountain View, CA
    8 hours ago
  • $138k - $198k

    Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design verification leads and design engineers to identify important verification scenarios.Create and enhance constrained-random verification environments... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • $120k - $250k

     ...ahead in AI quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in... 
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    1 day ago
  •  ...joining us to collaborate, contribute, and revolutionize AI silicon and system.DescriptionWe are looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The successful candidate will be a motivated self-starter who will... 
    Work at office

    Baidu

    Sunnyvale, CA
    7 hours ago
  •  ...Employment Type: Full TimeIndustry: Computer SoftwareClient: WiproContact: Meghana GorusuCompany: SRI Tech SolutionsJob Title:Design Verification EngineerLcation: Sunnyvale CA /Redmond WA/ Austin TX Onsite (Hybrid) Role NO Remote AllowedKey Responsibilities:NO 18+ yrs... 
    Full time
    For contractors
    Remote work

    SRI Tech

    Sunnyvale, CA
    2 days ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    1 day ago
  •  ...modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    4 days ago
  • $163k - $237k

     ..., scalable, and programmable IPs.Drive verification excellence by implementing sophisticated...  ...scalable testplans and coverage models designed to track, manage, and close...  .... Mentor and guide junior verification engineers on design verification (DV) engineering... 
    Worldwide

    Google

    Mountain View, CA
    7 hours ago
  • $163k - $237k

     ...SystemC) using bit-exact and fixed-point verification methodologies.Verify the stability,...  ...Number Modeling (RNM) or SystemVerilog-AMS.Design, implement, and maintain scalable UVM-...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $119.8k - $234.7k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    1 day ago
  • $142.8k - $274.8k

     ...Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s...  ...within SCHIE is responsible for design, development, manufacturing and packaging...  ...looking for a Principal Silicon Design Verification Engineer to join the team.ResponsibilitiesOwn... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $142.8k - $274.8k

     ...MicrosoftOverviewMicrosoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud...  ...changes our world. The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate, driven, and intellectually... 
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide
    3 days per week

    Microsoft

    Mountain View, CA
    2 days ago
  • $120k - $225k

     ...Job Description Job Description We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is building... 

    Mythic

    Palo Alto, CA
    24 days ago
  •  ...electronics systems and semiconductors where AI can design and create beyond human cognitive limits....  ...tools for silicon design by combining deep verification expertise with modern AI systems. As a Senior Verification Engineer, your role isn’t just verifying chips but... 

    Voltai

    Palo Alto, CA
    23 days ago
  •  ...millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by...  ...from test-planning to closing verification using coverage metricsHands-on testbench development UVMWork closely with the design team to review specifications and architecture... 
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    2 days ago
  • $163k - $237k

    Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.Partner with chip project teams to influence and standardize methodology across functional areas and geography.Perform or guide... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $110k - $150k

     ...us. Job Summary:The PsiQuantum Foundry Engineering team develops and supports a silicon photonics...  ...useful quantum computer.The Layout Verification / Parasitic Extraction Engineer will...  ...extracted outputs; and work with layout and design engineers to identify and resolve... 
    Full time
    Shift work

    PsiQuantum

    Palo Alto, CA
    2 days ago
  • $229k - $343k

     ...powered by Snap OS, a proprietary, context-aware operating system designed for natural interaction with your hands and voice.Specs Inc....  ...looking for a Surface Mount Technology (SMT) Design Manufacturing Engineer to join the Specs Technical Operations / NPI team to work on... 
    Full time
    Contract work
    Live in
    Work at office
    Local area

    Snap

    Palo Alto, CA
    1 day ago
  • $200k - $300k

    Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco, CA - hybridCompensation...  ...By integrating flagship compute IP into an industry-leading design, we are building the optimized silicon foundation for our... 

    CyberCoders

    Los Altos, CA
    1 day ago
  • $200k - $330k

     ...Job Description Job Description About the role We're looking for a experienced Design Verification engineer with at least 5 years of pre-silicon verification experience in end to end verification for complex IP, subsystems, and/or SoC system level verification from... 
    H1b
    Visa sponsorship
    Work visa
    Flexible hours
    Night shift

    DensityAI

    Mountain View, CA
    22 days ago
  •  ...systems and semiconductors where AI can design and create beyond human cognitive limits...  ...correctness using model checking, property verification, and equivalence analysis. You’ll...  ...research teams to develop hybrid formal engines that reason about AI‑generated hardware... 

    Voltai

    Palo Alto, CA
    11 hours ago
  • Qualifications / Minimum Expectations: Strong SV Knowledge and coding skills Knowledge of FPGA Experience in Xilinx FPGA and Vivado design tools Experience in commercial simulators (Xcelium, Modelsim, VCS) Experience integrating/writing Behavior C models Scripting in... 

    Intelliswift

    Menlo Park, CA
    2 days ago
  • $120k - $243k

    ASIC Verification Engineer This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work.... 
    Full time
    Work experience placement
    Work at office
    Local area
    Immediate start
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    4 hours ago
  •  ...path to make it real. Come join us. Job Summary:The digital design engineer will join PsiQuantum's Electronic Sub-Systems team in the development...  ...for FPGAs.Responsibilities:Logic design, debugging, and verification using Verilog/SystemVerilog for FPGAs.FPGA synthesis,... 
    Full time
    Remote work
    Shift work

    PsiQuantum

    Palo Alto, CA
    2 days ago
  • $75k - $90k

     ...aerospace group since mid-2024, this organization is entering a dynamic growth phase and seeking top early-career engineering talent. We are hiring a Design Engineer to join their team in Palo Alto, CA . This is a full-time, onsite position ideal for recent grads or... 
    Full time
    Internship

    Adecco USA

    Palo Alto, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Design Verification Engineer. Be the first to apply!