Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC DFT DV Engineer (Hybrid)

$167.7k - $245.2k

Cisco

The application window is expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's San Jose location
Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact

Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
Own the MBIST methodology across the Silicon One portfolio, driving unified, high-quality standards for memory testing.
Architect reusable, hierarchical infrastructures that scale across massive designs to accelerate time-to-market for future silicon.
Work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification.
Minimum Qualifications

Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years) of experience.
Prior experience in test planning based on complex design specification
Experience debugging using DVE/Verdi.
Prior experience with memory architectures (SRAM, DRAM, etc.) and failure modes.
Experience with TCL, Python or Perl.
Preferred qualifications

Experience in Verilog/SV
Experience addressing memory failure correlation in production
Experience in silicon testing and Automatic Test Equipment (ATE)
Experience with industry-standard DFT tools (e.g., Synopsys DesignWare, SMS, TestMax, Mentor Graphics Tessent).
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
Benefits

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.
Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
Additional paid time away may be requested to dea

J-18808-Ljbffr

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC DFT DV Engineer (Hybrid) in San Jose, CA vacancy
  •  ...Systems, Inc. is seeking an experienced engineer to lead test planning and design-for-test...  ...platforms. You will craft test benches, verify DFT architectures, and collaborate with...  ...debugging and cross-functional collaboration in a hybrid work setting. #J-18808-Ljbffr
    Senior

    020 Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $167.7k - $245.2k

     ...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s...  ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening...  ...Qualifications​Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    4 days ago
  • $167.7k - $245.2k

     ...expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's...  ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening...  ...Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    Jobleads-US

    San Jose, CA
    3 days ago
  •  ...Cisco Systems, Inc.- Silicon One team is looking for a seasoned test engineer to lead DFT planning, develop test benches, and verify complex silicon designs. The role emphasizes collaboration with design, verification, and PD teams to ensure robust test coverage across... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...in San Jose, CA is seeking a Failure Analysis Engineer to join the Quality and Reliability group. You will perform failure analysis on ASIC products, requiring problem solving and strong technical FA background. Hybrid work with 3+ days in the office and close collaboration... 
    Senior
    Work at office

    Jobleads-US

    San Jose, CA
    4 days ago
  •  ...Cisco's Common Hardware Group is seeking an ASIC Design Verification Engineer to advance DV infrastructure and verification for state-of-the-art data center ASICs powering global networks. You will architect and maintain DV environments, build block/cluster test benches... 
    Senior

    Anysilicon

    San Jose, CA
    2 days ago
  •  ...Cisco Systems, Inc. is seeking an ASIC Design Verification Engineer in San Jose, CA, onsite. The role focuses on architecting and expanding DV infrastructure, building scalable test benches, and developing comprehensive test plans for complex silicon. You will collaborate... 
    Senior

    Cisco Systems, Inc

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...us today. Design-for-Test Engineering at NVIDIA works on groundbreaking...  ...creative solutions for DFT architecture, verification and...  ...architecture, chip architecture, ASIC design, verification, CAD, VLSI...  ...we want to hear from you! #LI-Hybrid Your base salary will be determined... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $186.9k - $267.7k

     ...expected to close on: 11/12/2026This is a hybrid role with three days per week at Cisco’s...  ...to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening...  ...program to meet local requirements.Job SummaryJob number: 2027718Profession: Product and Engineering
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...Cisco in San Jose is seeking an experienced Failure Analysis Engineer to join the Quality and Reliability group. You will perform failure analysis on ASIC products, collaborating with Product Test, Design, Quality, Assembly, and Foundry teams to identify root causes and... 
    Senior

    Cisco

    San Jose, CA
    3 days ago
  •  ...Meta is seeking an ASIC Engineer specializing in Design for Test (DFT) on the Infrastructure Silicon team. You will architect testability solutions for large-scale ASICs and drive DFT strategies from RTL to silicon bring-up. Responsibilities include achieving high... 
    Senior

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  •  ...Cisco's Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next-gen silicon. You will develop test benches and own MBIST methodology across the portfolio, collaborating with RTL and physical design teams to ensure... 
    Senior

    Cisco

    San Jose, CA
    1 day ago
  • $186.9k - $267.7k

     ...application window is expected to close on: 11/12/2026 This is a hybrid role with three days per week at Cisco's San Jose location...  ...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug... 
    Full time
    Temporary work
    Local area
    Flexible hours
    3 days per week

    Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...lasting impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to...  ...logic synthesis and equivalence checking/FV.Understanding of DFT logic and experience with DFT timing closure for various modes... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    23 hours ago
  • $167.7k - $245.2k

     ...definition, architecture and design and verification of high performance ASICs• Owns complex or multiple functional areas• Develops reusable...  ...ASIC and Apps, with limited external scope• Leads design and DV work by solving block level issues and participates in chip level... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $120k - $220k

     ...our overall quality of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you will be responsible...  ...experience in Design-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with industry-standard... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    eSpace

    Saratoga, CA
    23 hours ago
  •  ...Cisco is seeking a Failure Analysis Engineer in San Jose, California, to join the Quality and Reliability group. The hybrid role involves three days in the office and focuses on failure analysis of ASIC products, with close interaction across product, test, and design... 
    Senior
    Work at office

    Anysilicon

    San Jose, CA
    3 days ago
  •  ...Etched.ai, Inc. is seeking a Formal Verification Engineer to drive formal verification across custom IP, interface IP, and SoC subsystems for our ASICs in San Jose. You will collaborate with architects, RTL designers, and DV teams to prove design correctness and uncover... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  •  ...qualification, reliability, and RMA testing for Silicon One ASICs, using ATE platforms and silicon debugging to ensure production...  .... As part of this role you will partner with Product Test Engineering, DFT, and Design Engineering to define test strategies, analyze data... 
    Senior

    020 Cisco Systems, Inc.

    San Jose, CA
    3 days ago
  • $155k - $222.6k

     ...:You will be in the Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with Front...  ...design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  •  ...ContractPosted: 2026-10-06Deadline: 0001-01-01Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer...  ...be part of the engineering organization supporting the DFT and ASIC verification efforts for next-generation coherent... 
    Senior
    Temporary work
    For contractors
    Immediate start
    Relocation
    Flexible hours

    Experis

    San Jose, CA
    4 days ago
  • $129.4k - $207k

     ...Sign-In before you apply.Job Description:Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position. The successful candidate will be...  ...ATE and RMA supportWorking closely with STA and DI Engineers design closure for testGenerating, Verifying & Debugging... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  • Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic.... 
    Senior
    Immediate start

    MoTek Technologies

    San Jose, CA
    23 hours ago
  • $168k - $264.5k

     ...lasting impact on the world.NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s...  ...UPF power verification is a plusExperience in netlist and DFT verification is a plusPerl/Python and C/C++ programming language... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...a lasting impact on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and...  ...driving efficiency gains outside your core RTL or DV tasks.Strong curiosity about how complex systems... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $194.6k - $285.7k

     ...or if a sufficient number of applications are received.This is a hybrid role with three days per week at our San Jose, CA office.Acacia...  ...communications products. We optimize design that will integrate into the ASIC. Our team interacts with other Acacia groups including digital/... 
    Senior
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours
    3 days per week

    CISCO Systems

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of the world’s leading GPUs. This position offers the...  ...processor pipeline verification is desirable. #LI-Hybrid Your base salary will be determined based on your location... 
    Senior

    NVIDIA

    Santa Clara, CA
    23 hours ago
  • $168k - $264.5k

    We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

    As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...balance and flexibility through our Hybrid Work Model.Job DescriptionKey...  ...with Firmware and Software Engineers to ensure seamless integration...  ...highly motivated and hands-on Senior Hardware Engineer to play a...  ...manufacturing (DFM), design-for-test (DFT), and product lifecycle... 
    Senior
    Full time
    Contract work
    For subcontractor
    Local area
    Remote work

    Brambles

    Santa Clara, CA
    23 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC DFT DV Engineer (Hybrid). Be the first to apply!