Lead HBM/GDDR Validation Engineer - Memory Subsystem
Jobleads-US
NVIDIA Corporation in Santa Clara, CA seeks an experienced hardware engineer to lead memory subsystem development from first silicon power-on to production.
You will drive HBM/GDDR enablement, validate designs, and develop robust test plans, partnering with memory vendors and cross-functional teams to ship memory into production.
The role requires 10+ years in high-speed DRAM and a Master’s in EE, with hands-on hardware and software skills; level 4/5 base salaries plus equity.
#J-18808-Ljbffr Jobleads-USVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Lead HBM/GDDR Validation Engineer - Memory Subsystem in Santa Clara, CA vacancy
- ...NVIDIA Corporation is seeking a senior memory engineer to lead high‑speed memory interface bring‑... ...in Santa Clara, CA. You will own validation, IO tuning, timing margins, and... ...multi‑vendor DRAM qualification across GDDR, LPDDR, and HBM. You will design AI‑enabled...SuggestedWorldwide
$168k - $258.75k
...to autonomous cars. NVIDIA is leading the way in groundbreaking developments... ..., and motivated hardware engineers to take our GPU memory subsystem from first silicon power-on to... ...doing: Hands-on leadership of HBM/GDDR enablement, validation, and failure analysis for...Suggested$166.6k - $296k
...SoC DRAM Memory Subsystem Validation Engineering Program Manager Come and join the team that crafts Apple's groundbreaking silicon. Apple makes the... ...from architecture to mass production to Apple’s industry leading quality standards. Responsibilities Interface and...SuggestedRelocation- ...NVIDIA Corporation in Santa Clara, CA is seeking a hardware engineer to drive memory subsystem bringup and validation from first silicon power-on to production. You will plan DDR memory tuning, review specs, and debug issues across silicon, board, and firmware domains....Suggested
- ...NVIDIA in Santa Clara, CA, is seeking an experienced Mixed Signal Design Validation Engineer to lead bring-up and characterization of high-speed memory interfaces (LPDDR, GDDR, HBM) and ensure quality for GPU and AI systems. You will develop validation plans, run tests...Suggested
$192k - $278k
Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs)... ...Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).Own and... ...-performance trade-off analysis for engineering reviews and product roadmap decisions.Represent...WorldwideGoogle
Mountain View, CA2 days ago$2,500 per month
...investors and staffed by leading engineers, Etched is redefining the... ...and motivated Post Silicon Validation Engineer to join our... ...across design blocks and subsystems. Partner with RTL, DFT... ...protocols (PCIe, Ethernet) Memory subsystems (HBM, DDR) Performance and...Work at officeRelocation packageEtched
San Jose, CA18 days ago$152k - $179k
...Description Job Description Senior Memory Validation Engineer Location: Santa Clara, CA |... ...About the Company Our client is a leading fabless semiconductor company at the... ...and automation layer for the memory subsystem: building test infrastructure that catches...Full time$168k - $264.5k
...the driving force behind AI computing, we are leading the charge in creating the technologies that power... ...for an experienced Mixed Signal Design Validation Engineer with a strong background in LPDDR, GDDR, and HBM memory technologies. As part of our high-speed mixed...$2,500 per month
...tier investors and staffed by leading engineers, Etched is redefining the... ...and motivated Silicon Validation Firmware Engineer to develop... ...drivers for compute units, memory subsystems, and high-speed interfaces.... ...interfaces: PCIe, DDR/LPDDR/HBM, SerDes, or die-to-die / chiplet...Work at officeRelocation packageEtched
San Jose, CA18 days ago$189.8k - $303.7k
...Opportunity OverviewTeradyne's Memory Test Division is seeking an... ...DRAM Final Test Applications Engineering to lead a team of Applications Engineers... ...supporting DDR, LPDDR, and GDDR memory technologies.Strong... ...QualificationsExperience with HBM, NAND Flash, and memory wafer...Local areaWorldwideRelocation packageFlexible hoursUniversal Robots
San Jose, CA2 days ago- ...Meta is seeking a Battery Systems Engineer in Sunnyvale, CA to own battery pack electrical designs and their integration into advanced... ...with vendors to develop packs, and own the data pipelines and validation backends that drive system-level decisions. You will design...
$138k - $197k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...., digital design, silicon validation, computer architecture, product... ..., ASIC interfaces, memory systems (HBM), power system features, or... ...During post-silicon, you will lead validation, bringup, and system...Contract workWorldwideGoogle
Sunnyvale, CA4 days ago$140.8k - $261.6k
...provider, is seeking to hire an exceptional Principal Validation Engineer to join our Memory Interface Chip business unit. Candidates will be joining... ...Rambus Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center...Full timePLDA
San Jose, CA2 days ago- ...Lexar Enterprise seeks a senior systems architect to own the end-to-end technical architecture for sparse MoE inference and memory management. You will convert strategic direction into concrete models, APIs, data paths, cache policies, and performance models across runtimes...
- ...Renesas Electronics Corporation seeks a Principal Design Verification Engineer to lead verification for next‑generation DDR6 memory interface products. You will own verification strategy at block and system levels, architect SystemVerilog/UVM testbenches, and drive coverage...
- ...CA is seeking a Principal Firmware Architect/Engineer with a passion for firmware. You will lead design, development, and validation of firmware spanning pre- and post-silicon stages for AMD SoCs, collaborating with memory IP teams and firmware engineers across the...
$320k
...NVIDIA Corporation seeks a Distinguished Engineer to define the long-term Memory architecture strategy for DRAM interfaces, SRAMs, and related hardware/software interfaces across datacenter GPUs, GeForce, automotive, robotics, and edge-AI products. The role requires...- ...Senior ASIC Verification Engineer to join their team.... ...(DFT) and silicon validation. Job Title: Senior... ...2 What's the Job? Lead implementation of SSN-... .../decompression logic, memory BIST, and logic BIST,... ...fabrics and IP within subsystems, ensuring correct connectivity...Weekly payTemporary workFor contractorsImmediate startRelocationFlexible hours
Experis
San Jose, CA4 days ago - ...As a formal verification engineer working the complete formal verification... ...IP, Neural Networks IP, Memory/DMA Controller, Security IP,... ..., Power management subsystems, etc.), you will be responsible... ...industry experience in silicon validation software engineering or related...
Apple
Santa Clara, CA2 days ago $150.4k - $225.3k
...optimize software for lab characterization, validation, and debug of analog and mixed-signal embedded circuits and silicon subsystems. Design and develop embedded system... ...degree or foreign equivalent in Electrical Engineering, Electronics Engineering, or a related field...RelocationApple
Cupertino, CA4 days ago$167.1k - $250.7k
.... Job Area: Engineering Group, Engineering Group... ...Chip Architects to validate the concepts of CPU and... ...as: Cache Coherence, Memory ordering and Consistency... ...Block/Unit-level and Subsystem/Chip-level for proving... ...correctness. Experience in leading a small team of...Work experience placementWork from homeQualcomm
Santa Clara, CA1 day ago- ...is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity... ...of the verification infrastructure for memory subsystem units. Collaborate with architects,...
NVIDIA Gruppe
Santa Clara, CA1 day ago $129.3k - $194.7k
...As a formal verification engineer working the complete formal verification... ...IP, Neural Networks IP, Memory/DMA Controller, Security IP,... ..., Power management subsystems, etc.), you will be responsible... ...~ Experience in silicon validation software engineering or related...RelocationApple
Cupertino, CA3 days ago$138k - $197k
...Silicon Validation Engineer, Google Cloud Google Sunnyvale, CA, USA In most instances,... ...high speed interfaces, ASIC interfaces, memory systems (HBM), aor power system features and high-... ...are shaping the future of world‑leading hyperscale computing, with key teams...Worldwide$2,500 per month
...tier investors and staffed by leading engineers, Etched is redefining the... ...We are looking for a Power Validation Engineer to own the end-to-end... ...all voltage rails (VDD_CORE, HBM, PCIe, AUX, etc) under... ...HBM power characterization or memory power management interfaces...Work at officeOverseasRelocation package$196k - $310.5k
...now looking for a Senior Post Silicon Validation Engineer. NVIDIA is seeking Senior Post Silicon... ...Validation Engineer to implement the world’s leading SoC's, GPU's and ASIC's. This position... ...in the area of SerDes, LSIO, Logic and Memory ~ Experience in system marginality...- ...seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this... ...methodologies, protocol verification, and memory subsystem behavior, with enough breadth in RTL,... ...(supporting top customers and validating technologies). The team focuses on customer...Full timeInternshipLocal areaImmediate startShift work
Intel
Santa Clara, CA2 days ago $148.5k - $165k
...Overview As a Senior Design Verification Engineer, you will help define and deliver robust... ...products that keep AI accelerators, memory, and compute resources operating at scale... ...and Planning Develop block- and subsystem-level verification plans from specifications...Flexible hoursAsteralabs
San Jose, CA2 days ago- ...looking for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale... ...functional verification, debug failures, lead bug tracking, and analyze and close... ...experience on either one aspect (PCIe, Ethernet, HBM, GDDR, DDR, MMU, Cache).Familiar with C/C++....Work at office
Baidu
Sunnyvale, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Lead HBM/GDDR Validation Engineer - Memory Subsystem. Be the first to apply!
Related searches
- lead operating engineer Santa Clara, CA
- lead engineer Santa Clara, CA
- validation specialist Santa Clara, CA
- computer validation engineer Santa Clara, CA
- senior validation engineer Santa Clara, CA
- validation engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- validation consultant Santa Clara, CA
- senior verification engineer Santa Clara, CA
- verification & validation engineer Santa Clara, CA