Senior DFT Methodology Engineer: RTL & SoC Architect
NVIDIA Gruppe
NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next-generation silicon, ensuring testability, debugability, and security from bring-up. You will collaborate across RTL, timing, physical design, software, and production to balance cost and quality. The role requires 10+ years in SoC architecture, RTL design, and verification with strong scripting skills and a drive to mentor others. #J-18808-Ljbffr NVIDIA Gruppe
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior DFT Methodology Engineer: RTL & SoC Architect in Santa Clara, CA vacancy
$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies... ...products including RTL design, Verification, pattern... ...years of hands-on experience in SoC architecture, RTL design, and...SeniorFull timeNvidia
Santa Clara, CA6 days ago$168k - $264.5k
...today.Design-for-X Engineering at NVIDIA works on... ...you'll be doing:As a senior member in our team,... ...innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include... ...for power to architect the next-gen solutions... ...areas including RTL & clocks design, STA...SeniorFull timeNvidia
Santa Clara, CA3 days ago- ...Valley hardware startup, seeks a senior EE to define the DFT architecture for a multi-chip SOC, encompassing test design... ...You will work with a world-class engineering team, require 15+ years of EE experience... ...in Verilog/SystemVerilog, RTL and gate-level simulation, and proficiency...Senior
$195k - $250k
Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including...Senior- NVIDIA is seeking a senior member to advance DFT Power, Thermal & Voltage Noise methodologies for state‑of‑the‑art GPU manufacturing tests. You will help push power/thermal... ...using Applied ML & Gen AI. Mentoring junior engineers is part of the role. #J-18808-Ljbffr NVIDIA...Senior
- Synopsys, Inc. is seeking an experienced RTL design leader to drive complex ASIC digital... ...You will work across design, verification, DFT and implementation, with experience in... ...Ethernet, UALink, and AMBA. Mentoring junior engineers and leading design reviews are also key responsibilities...Senior
- ...~5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong understanding... ...diagnostics ~ Knowledge of IO Test methodologies for interface and pin level validation... ...~ Strong grasp of digital design and RTL fundamentals ~ Experience with industry...Senior
- NVIDIA Corporation in Santa Clara, CA is seeking a Senior DFT Engineer to optimize design tradeoffs and methodology for next-generation CMOS tech. You will lead testing activities, develop patterns, verify designs, and debug complex issues as part of a collaborative team...Senior
- Apple Inc. in Santa Clara, CA, is seeking a senior hardware engineer to join a team crafting next‑gen SoCs. You will integrate IP blocks, manage RTL codebases, and define top-level interconnects for complex hardware solutions. The role emphasizes experience with SystemVerilog...Senior
- NVIDIA is seeking a skilled physical design engineer to join the PD methodology team, shaping PPA-focused flows for GPUs, CPUs, and SOCs. You’ll collaborate across RTL, synthesis, DFT, foundry and timing teams to push physical design performance at scale. Ideal candidates...Senior
- NVIDIA is seeking a senior member of the Design-for-X Engineering team to focus on low power and thermal solutions for deep learning GPUs and... ...generation of AI solutions. You will innovate DFT Power and thermal methodologies, collaborate with cross-functional teams, and analyze...Senior
$184k - $287.5k
...are now looking for a Senior Hardware Architect for our Tegra System-on-Chips (SoC) focused on Reliability... ...alignment, RTL implementation support... ...PhD degree in computer engineering, electrical engineering... ...reliability validation methodology.Familiarity with radiation...SeniorFull timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
...are looking for a Full-Chip RTL Integration Engineer to join our dynamic and... ...subsystems into large-scale SoCs while ensuring design quality... ...verification readiness, and DFT compliance.You will work... ...Strong understanding of DFT methodologies including Scan, ATPG, MBIST...SeniorFull timeNvidia
Santa Clara, CA3 days ago$168k - $310.5k
NVIDIA Gruppe is seeking a Senior P&R Methodology Architect to define the next generation RTL2GDS flow for cutting-edge designs. This role involves collaboration with core developers and requires deep expertise in physical design processes. Candidates should have experience...Senior- NVIDIA is seeking an experienced ASIC Implementation Engineer in Santa Clara to own the RTL2GDS methodology for advanced CPU builds. You will evaluate EDA... ...experiments, and collaborating with architecture, RTL, DFT, and physical teams to maximize silicon performance...Senior
- Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible... ...flows and implementation Run RTL, gate, and gate with SDF... ...isolation of pattern failures ATPG methodology, Silicon bringup, and...SeniorImmediate start
MoTek Technologies
San Jose, CA4 days ago $168k - $264.5k
...skilled and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role... ...methodologies to resolve these problems at scale.Architect and build Python/TCL/Perl automation... ....Partner with architecture, RTL, DFT, physical build, and sign-off teams to...SeniorFull timeNvidia
Santa Clara, CA5 days ago$136k - $218.5k
...join us today.Design-for-Test Engineering at NVIDIA works on... ...crafting creative solutions for DFT architecture, verification and... ...help develop and deploy DFT methodologies for our next generation products... ...cross functional areas including RTL & clocks design, STA, place-n...SeniorFull timeNvidia
Santa Clara, CA4 days ago$124k - $208.4k
...with us!Role and ResponsibilitiesAs a Senior Engineer, GPU Modeling Architect, you will work on the design and... ...functional collaboration with architects, RTL designers, verification engineers,... ...and help advance best practices, methodologies by staying ahead of industry trends...SeniorHourly payFull timeRelocationSamsung Semiconductor
San Jose, CA5 days ago$124k - $208.4k
...with us!Role and ResponsibilitiesAs a Senior Engineer, GPU Architect, you will work on the analysis,... ...and verification, waveform-level and RTL debugging, with curiosity for advancing... ...and help advance best practices, methodologies by staying ahead of industry trends...SeniorHourly payFull timeRelocationSamsung Semiconductor
San Jose, CA5 days ago$138k - $206k
...closely with both hardware and software engineers to identify and address the unique... ...years of experience in front-end design methodology involving RTL development for complex control and data... ...in Memory Centric computing IP and SOC integrationExperience in AI/ML workloads...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA4 days ago$138k - $206k
...with both hardware and software engineers to identify and address the... ...policy.What You’ll DoDevelop RTL (Verilog/SystemVerilog) for... ...microarchitecture and RTL design for complex SoC and die integration.5+ years... ...with SoC integration methodologies, IP packaging (e.g., IP-XACT)...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA1 day ago$124k - $208.4k
...with us!Role and ResponsibilitiesAs a Senior Engineer GPU RTL Design Engineer, you will contribute to... ...and help advance best practices, methodologies by exploring emerging GPU technologies... ...semiconductor RTL design for complex SoC, CPU, or GPU architectures.Hands-on experience...SeniorHourly payFull timeWorldwideRelocationSamsung Semiconductor
San Jose, CA2 days ago$167.7k - $245.2k
...comprehensive Design-for-Test (DFT) architecture that... ...designOwn the MBIST methodology across the Silicon One... ...for memory testing.Architect reusable, hierarchical... ...silicon.Work with Front-end RTL teams, backend... ...Bachelor’s in Electrical Engineering or equivalent with at...SeniorFull timeTemporary workLocal areaFlexible hours3 days per weekCISCO Systems
San Jose, CA3 days ago$200k
...Overview We are looking for a Senior RTL Engineer to help build Velaura’s next-generationPhysical AI SoC. In this role, you will work closely with architects, performancemodelers, software... ...mentor junior engineers on design methodology andmicroarchitecture. Analyze...SeniorFlexible hoursNight shiftVelaura
Santa Clara, CA1 day ago- Synopsys, Inc. in Sunnyvale, CA seeks a senior architect to lead design teams through full... .... You will partition complex SOCs, balance performance and power, and drive RTL using SystemVerilog while collaborating with verification, DFT, and physical design groups. You will...Senior
$120k - $220k
...life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this role, you will... ...• Document DFT specifications, methodology guidelines, and test coverage reports... ...digital design fundamentals and RTL design practices • Passion for...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shifteSpace
Saratoga, CA4 days ago$136k - $218.5k
NVIDIA is seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the functionality of the world... ...verification infrastructure and methodologies to meet the demands of next-generation SoCs.Collaborate with architects, RTL designers, FPGA, and emulation...SeniorFull timeWorldwideNvidia
Santa Clara, CA1 day ago$168k - $264.5k
...Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA,... ...solve emerging challenges. As a Senior DFT - Silicon Validation... ...to end DFT architecture and methodologies to accelerate the post silicon... ...silicon validation for complex SoC or equivalent experience. Your...SeniorFull timeShift workNvidia
Santa Clara, CA4 days ago$250k - $304k
...Position: Sr. Principal Engineer, SoC Architect Location: San Jose, CA... ...Id: 585 # of Openings: 0 Senior Principal Engineer, SoC Architect... ..., software, firmware, RTL, verification, physical design... ...-wide architectural methodologies. Lead technical reviews,...SeniorAyar Labs
San Jose, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior DFT Methodology Engineer: RTL & SoC Architect. Be the first to apply!
Related searches
- senior living Santa Clara, CA
- senior associate vice president Santa Clara, CA
- senior app developer Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA
- senior ml engineer Santa Clara, CA
- senior executive director Santa Clara, CA
- senior application support engineer Santa Clara, CA
- senior manager data analytics Santa Clara, CA
- senior revenue accountant Santa Clara, CA
- senior devops Santa Clara, CA