SoC DV Engineer - Verilog, UVM & Testbench Expert
Apple Inc.
Apple Inc. in Cupertino, CA is seeking a Design Verification Engineer to verify functionality and performance of Apple's premier SOCs. You will review design specs, test benches, and work with design, architecture, and software teams to drive verification coverage. The role requires a BS + 3+ years experience, strong knowledge of Verilog/SystemVerilog, digital design fundamentals, and scripting (Python/Perl). #J-18808-Ljbffr Apple Inc.
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the SoC DV Engineer - Verilog, UVM & Testbench Expert in Cupertino, CA vacancy
$136k - $218.5k
...seeking an exceptional Senior SoC ASIC Verification Engineer to confirm the... ...relevant experience in ASIC DV.Outstanding analytical and... ...skills.Experience in crafting testbenches and methodologies for... ...Object-Oriented Programming, UVM, System Verilog.Familiarity with...SuggestedFull timeWorldwide$300k - $400k
Job Title: Principal SoC Verification Engineer - SystemVerilog / UVM, AMBAJob Location: Los Altos, CA, or San Francisco... ...and help develop a comprehensive DV plan. Develop a detailed test bench... ...CHI/AXI/AXI-S/APB).Fluent in System verilog/System-C and UVM.Experience verifying...Suggested$183k - $247.6k
...Devices team designs and engineers high-profile consumer... ...emulation models for complex SOC designs• Develop and... ...C++ based emulation testbench framework• Create and execute... ...Description Languages (Verilog/SystemVerilog/VHDL)-... ...- Experience with UVM verification methodologyAmazon...SuggestedWork experience placementLocal areaFlexible hours$100k
...seniorities.Tenstorrent is seeking an engineer who will focus on pre-silicon... ...of DFD logic in advanced AI SoCs, driving coverage of debug,... ...and its verification.Expert in UVM and verification of DFT/DFD features... ...automation reshapes modern DV workflows.Exposure to...SuggestedPermanent employment$119.8k - $258k
...located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP.... ...Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity...SuggestedFull time$183k - $247.6k
...the Inferentia and Trainium SOCs that are used to power today... ...experienced Design Verification Engineers to build the next generation... ...IPs and VIPs into the SOC testbench- Create comprehensive... ...verification experience using System Verilog and UVM- 8+ YOE in testbench...Local areaWork from homeFlexible hours- ...efficient processor, system-on-chip (SoC). You’ll ensure Apple products... .... Description As a DFT engineer you will be involved with the... ...infrastructure- Working with the DV team to verify DFT... ...methods for designs. Knowledge of Verilog and/or VHDL, and experience with...
$220.92k - $311.89k
...Details:Job Description: Intel’s AI SoC organization is driving... ...a Senior Formal Verification Engineer, you will play a critical role... ....• Strong knowledge of System Verilog Assertions (SVA) and property-... ...techniques.• Familiarity with UVM-based simulation environments...Full timeInternshipLocal areaImmediate startShift work$168k - $264.5k
...world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and... ...deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC... ...constrained-random and directed SystemVerilog testbenches targeting interconnect fabrics,...Full timeNight shift$168k - $264.5k
...for a Senior Verification Engineer to join our Emulation division... ...SpeedBridges, Accelerated UVM Testbenches).Bring up SOCs on emulation, root causing... ...collaboration with Design, DV, Power, Silicon Validation,... ...Individual should be proficient in Verilog and/or VHDL, C/C++ and...Full timeWorldwideFlexible hours$168k - $264.5k
...Senior System Verification Engineer to join our Emulation... ...SpeedBridges, Accelerated UVM Testbenches).Bring up GPUs, SOCs, Switch, NIC on emulation,... ...collaboration with Design, DV, Power, Silicon Validation... ...Individual should be proficient in Verilog and/or VHDL, C/C++ and...Full timeWorldwideFlexible hours- ...motivated design verification engineer to join our growing team.... ..., you will be part of a SOC team to drive and improve AMD... ...the core and SOC level Build testbench components to support the... ...processors.Strong coding skills in Verilog/System Verilog, UVM, C/C++, Scripting languages...
- ...audit readiness. You will implement controls, maintain evidence, and support audits across ISO 27001, SOC 2 Type II, and regulatory obligations. Work with engineering to translate control requirements into actionable tasks, automate evidence collection, and prepare responses...
$164.47k - $269.1k
Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system... ...test planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development...Full timeLocal areaImmediate startWorldwideShift work$136k - $218.5k
...the software that powers how NVIDIA's ASIC engineers design chips — building tools, automating... ...a cross-functional team working across SoC design, RTL, and build infrastructure, and... ...design and verification.Proficiency in Verilog or SystemVerilog.Strong programming skills...Full time- (Principal/Lead) SoC Design Verification Engineer Job Openings (Principal/Lead) SoC Design Verification... ...you will be responsible to lead the DV effort for Celestial AI/ML SoC. You... ...verification environments in OVM, UVM and System Verilog -experience with High Level Synthesis...For contractorsNight shift
$200k - $250k
...Principal Design Verification Engineer - PCIe / High-Speed SoCLocation... ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... ...skills (SystemVerilog/UVM, Python, C++, scripting) with... ...verification environments and testbenches for IP and subsystem-level verification...- ...devices. Working across a multi-site, global engineering organization, you will drive high-quality... ..., test benches, and tests using System Verilog and UVMDebug RTL and Gate simulations and... ...of Verilog, system Verilog and UVM is a mustStrong understanding of state of...
$100k
...seniorities.Tenstorrent is seeking a SoC Design Verification Engineer to validate the System Management Controller... ...AreProficient in SystemVerilog, SV-UVM, Python, and C/C++ with strong... ...and maintain SMC tests and supporting DV infrastructure.Write, execute, and track...Permanent employmentRemote work$2,000 per month
...ResponsibilitiesOversee SoC bring-up on... ...teams across Design, DV, Silicon Validation... ...SystemVerilog and Verilog, including DPI-based... ...WithExperience working with UVM verification... ..., DFT, and testbench modeling.Familiarity... ...and greatly value engineering skills. We do not have...ETCHED LLC
Cupertino, CA5 days ago- VGAI Solutions seeks a Senior DFT Engineer to lead scan insertion and ATPG validation efforts within a 12‑month engagement. The role requires... ...DFT methodologies, and drive testability from insertion through sign-off in an ASIC/SoC flow. #J-18808-Ljbffr VGAI Solutions
$168k - $264.5k
...skilled Senior Verification Engineer to join our Display... ...'s foremost GPU and SoC display engines! Working... ...performance), and build scalable UVM-based infrastructure;... ...efficiency.Develop UVM testbenches and checkers; work with... ...in UVM, SystemVerilog, Verilog, Python, and C/C++,...Full time$119.8k - $234.7k
...and Infrastructure Engineering (SCHIE) is the... ...Verification Methodology (UVM) components to... ...or System on Chip(SOC).7+ years of... ...level architecting DV environment, estimating... ...debug principles, testbenches, Universal... ...in debugging RTL (Verilog) designs as well as...Ongoing contractPermanent employmentInternshipWork at officeLocal areaWorldwideNight shift3 days per week$153.2k - $229.8k
A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree...$143.3k
...experienced Design Verification Engineers to build the next generation... ...custom chip designs at the SOC level - integrate 3rd party IPs and VIPs into the SOC testbench - create comprehensive testplans... ...experience using System Verilog and UVM - 8+ YOE in testbench development...Local areaAmazon
Cupertino, CA4 days ago$136k - $218.5k
...Senior ASIC Design Verification Engineer to help drive sign-off... ...for world's leading GPUs and SoCs. This position offers you an... ...of agentic AI frameworks for DV workflows such as stimulus generation... ...Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage...Full timeWork experience placementRemote work- ...impact Design Verification Engineer with strong technical... ...across IP, subsystem, and SoC levels.You will work in a... ...Verification Architecture & Testbench DevelopmentDevelop robust UVM‑based testbench architectures... ...to mentor and guide junior DV engineersACADEMIC...
- ...for an experienced design verification engineer to join our SoC team at Baidu’s Sunnyvale office. The... ...level and SoC level.You will help on UVM Testbench development, directed/constrained... ...Support mixed-signal co-simulation using Verilog models of analog IP. Develop...Work at office
- ..., with the ultimate goal of enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience... ...with implementation or integration of design blocks using Verilog/SystemVerilogFamiliar with UPF (unified power format), formal...Permanent employmentTemporary workWorldwideWeekend work
- ...Description: Experienced Emulation Engineers with strong expertise in ZeBu... ...emulation to support SoC/IP verification and validation... ...using ZeBu platforms Port RTL/UVM testbenches from simulation to emulation... ...acceleration models Work closely with DV, RTL, and software teams for...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC DV Engineer - Verilog, UVM & Testbench Expert. Be the first to apply!
