SoC DV Engineer - Verilog, UVM & Testbench Expert
Apple Inc.
Apple Inc. in Cupertino, CA is seeking a Design Verification Engineer to verify functionality and performance of Apple's premier SOCs. You will review design specs, test benches, and work with design, architecture, and software teams to drive verification coverage. The role requires a BS + 3+ years experience, strong knowledge of Verilog/SystemVerilog, digital design fundamentals, and scripting (Python/Perl). #J-18808-Ljbffr Apple Inc.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the SoC DV Engineer - Verilog, UVM & Testbench Expert in Cupertino, CA vacancy
- ...looking for a Verification Engineer to lead and contribute on the... ...Chip (NOC) IPs, subsystems and SOC designs.THE PERSON: You are... ...strong expertise in System Verilog and UVM, and a solid understanding... ...test planDesign and architect testbenches in System Verilog and UVM to...SuggestedNight shift
$183k - $247.6k
...Devices team designs and engineers high-profile consumer... ...emulation models for complex SOC designs• Develop and... ...C++ based emulation testbench framework• Create and execute... ...Description Languages (Verilog/SystemVerilog/VHDL)-... ...- Experience with UVM verification methodologyAmazon...SuggestedWork experience placementLocal areaFlexible hours$119.8k - $258k
...located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP.... ...Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity...SuggestedFull time$183k - $247.6k
...the Inferentia and Trainium SOCs that are used to power today... ...experienced Design Verification Engineers to build the next generation... ...IPs and VIPs into the SOC testbench- Create comprehensive... ...verification experience using System Verilog and UVM- 8+ YOE in testbench...SuggestedLocal areaWork from homeFlexible hours- ...efficient processor, system-on-chip (SoC). You’ll ensure Apple products... .... Description As a DFT engineer you will be involved with the... ...infrastructure- Working with the DV team to verify DFT... ...methods for designs. Knowledge of Verilog and/or VHDL, and experience with...Suggested
$168k - $264.5k
...for a Senior Verification Engineer to join our Emulation division... ...SpeedBridges, Accelerated UVM Testbenches).Bring up SOCs on emulation, root causing... ...collaboration with Design, DV, Power, Silicon Validation,... ...Individual should be proficient in Verilog and/or VHDL, C/C++ and...Full timeWorldwideFlexible hours$220.92k - $311.89k
...Details:Job Description: Intel’s AI SoC organization is driving... ...a Senior Formal Verification Engineer, you will play a critical role... ....• Strong knowledge of System Verilog Assertions (SVA) and property-... ...techniques.• Familiarity with UVM-based simulation environments...Full timeInternshipLocal areaImmediate startShift work$168k - $264.5k
...a Senior Verification Infrastructure Engineer to join the SoC verification team at NVIDIA. In this role... ...you'll be doing:Build and develop testbench infrastructure and associated flows for... ...in the following areas: SystemVerilog, UVM, and modern verification methodologiesExperience...Full time$168k - $264.5k
...world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and... ...deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC... ...constrained-random and directed SystemVerilog testbenches targeting interconnect fabrics,...Full timeNight shift$168k - $264.5k
...Senior System Verification Engineer to join our Emulation... ...SpeedBridges, Accelerated UVM Testbenches).Bring up GPUs, SOCs, Switch, NIC on emulation,... ...collaboration with Design, DV, Power, Silicon Validation... ...Individual should be proficient in Verilog and/or VHDL, C/C++ and...Full timeWorldwideFlexible hours- ...motivated design verification engineer to join our growing team.... ..., you will be part of a SOC team to drive and improve AMD... ...the core and SOC level Build testbench components to support the... ...processors.Strong coding skills in Verilog/System Verilog, UVM, C/C++, Scripting languages...
$164.47k - $269.1k
Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system... ...test planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development...Full timeLocal areaImmediate startWorldwideShift work- ...audit readiness. You will implement controls, maintain evidence, and support audits across ISO 27001, SOC 2 Type II, and regulatory obligations. Work with engineering to translate control requirements into actionable tasks, automate evidence collection, and prepare responses...
$105.65k - $172.86k
...one else is this obsessed with engineering a brighter future. Every day,... ...you will be part for the Server SoC Design Validation team,... ...executing complex IPs and/or SOCs.UVM/SV constrained-random coverage... ...verification.OVM/VM/UVM, System Verilog, constrained random...Full timeInternshipLocal areaImmediate startShift work$165.2k - $223.6k
...clusters. Our team builds C++ models of these custom SoCs that RTL designers, verification engineers, and software teams depend on throughout the silicon development... ...are structured, integrated, tested, and released to DV and architecture teams- Collaborate with chip...Local areaFlexible hours- ...devices. Working across a multi-site, global engineering organization, you will drive high-quality... ..., test benches, and tests using System Verilog and UVMDebug RTL and Gate simulations and... ...of Verilog, system Verilog and UVM is a mustStrong understanding of state of...
$200k - $250k
...Principal Design Verification Engineer - PCIe / High-Speed SoCLocation... ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog... ...skills (SystemVerilog/UVM, Python, C++, scripting) with... ...verification environments and testbenches for IP and subsystem-level verification...$182.36k - $273.2k
...data center, and telecom customers. The SoCs encompass best-in-class performance, advanced... ....We are seeking a SoC / RTL Low-Power Expert who serves as the final technical authority... ...or mentor other digital design engineers.What We're Looking ForBachelor’s degree in...Permanent employmentFull timeInternshipWork from home$2,000 per month
...ResponsibilitiesOversee SoC bring-up on... ...teams across Design, DV, Silicon Validation... ...SystemVerilog and Verilog, including DPI-based... ...WithExperience working with UVM verification... ..., DFT, and testbench modeling.Familiarity... ...and greatly value engineering skills. We do not have...ETCHED LLC
Cupertino, CA3 days ago$153.2k - $229.8k
...looking for ASIC Design Verification Engineers with strong CPU, ASIC design,... ...under Qualcomm's Global SOC organization offers the rare opportunity... ...and methodologies, and explore DV techniques to continuously... ...understanding of SystemVerilog/UVM based verification skills &...Work experience placement$136k - $218.5k
...looking for hardworking systems engineers who will craft DV/Verification knowledge and... ...our next generation GPUs, SOCs, NICs, and Switches on... ...Extensive knowledge of writing SV/Verilog code for TB-Emulator , high... ...emulation-friendly C/C++ testbenches and transactors. These must...Full time$136k - $218.5k
...Senior ASIC Verification Engineer for our Coherent High... ...interconnects for our mobile SoCs and GPUs. This position... ...infrastructure (Testbenches, BFMs, Checkers, Monitors... ...scratch using SV and UVM methodology is desired.... ...an expertise in System Verilog.Exposure to design and...Full time$119.8k - $234.7k
...and Infrastructure Engineering (SCHIE) is the... ...Verification Methodology (UVM) components to... ...or System on Chip(SOC).7+ years of... ...level architecting DV environment, estimating... ...debug principles, testbenches, Universal... ...in debugging RTL (Verilog) designs as well as...Ongoing contractPermanent employmentInternshipWork at officeLocal areaWorldwideNight shift3 days per week$168k - $264.5k
...skilled Senior Verification Engineer to join our Display... ...'s foremost GPU and SoC display engines! Working... ...performance), and build scalable UVM-based infrastructure;... ...efficiency.Develop UVM testbenches and checkers; work with... ...in UVM, SystemVerilog, Verilog, Python, and C/C++,...Full time$141.91k - $200.34k
...groundbreaking advancements in the industry.Position OverviewAs a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's... ...development.Key ResponsibilitiesCreate and update UVM-based test bench generation and test case creationDefine and...Full timeLocal areaImmediate startShift work$136k - $218.5k
...motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP verification... ...verification infrastructure (testbenches, BFMs, checkers, monitors, randoms)... ...Debussy, GDB).Background with System Verilog and UVM based methodology for ASIC...Full time$153.2k - $229.8k
A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree...$134.39k - $201.3k
...correctness and performance.- Developing a testbench using UVM, System Verilog, C/C++, and DPI.- Verification at... ...block/unit, subsystem, and SOC levels.- Working closely with logic... ...PhD in Computer Science, Electrical Engineering, or Computer Engineering, 5-10 years...Permanent employmentInternshipWork from home$143.3k
...experienced Design Verification Engineers to build the next generation... ...custom chip designs at the SOC level - integrate 3rd party IPs and VIPs into the SOC testbench - create comprehensive testplans... ...experience using System Verilog and UVM - 8+ YOE in testbench development...Local areaAmazon
Cupertino, CA2 days ago$164.47k - $311.89k
...Senior Design Verification Engineer for the Silicon Chassis... ...will drive quality in testbench architecture, test plan... ...strong technical depth in DV methodologies, protocol... ...IP DV, and subsystem and SoC-level... ...methodologies including UVM, SVA, ABV, and co-simulation...Full timeInternshipLocal areaImmediate startShift work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC DV Engineer - Verilog, UVM & Testbench Expert. Be the first to apply!
