Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior DFT Engineer: Scan Insertion & ATPG Expert

VGAI Solutions

VGAI Solutions seeks a Senior DFT Engineer to lead scan insertion and ATPG validation efforts within a 12‑month engagement. The role requires 8–12 years of hands-on DFT experience and expertise with industry tools such as Mentor Tessent and Synopsys DFT Compiler. You will collaborate with design and verification teams, implement DFT methodologies, and drive testability from insertion through sign-off in an ASIC/SoC flow. #J-18808-Ljbffr VGAI Solutions

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior DFT Engineer: Scan Insertion & ATPG Expert in Santa Clara, CA vacancy
  • SoftPathTechnologies is seeking a DFT Engineer in Santa Clara, CA with 7+ years of hands-on experience in DFT/ATPG for SoC/ASIC designs. The role demands strong understanding of controllability, observability, and scan-based testing, plus expertise in ATPG pattern generation... 
    Senior

    SoftPathTechnologies

    Santa Clara, CA
    3 days ago
  •  ...for a skilled professional to handle responsibilities related to DFT tools. You will work with the Siemens suite for DFT insertion, MBIST Repair Implementation, and verification of features like Boundary Scan and JTAG. The role requires expertise in the IJTAG 1688... 
    Suggested

    Intelliswift - An LTTS Company

    Santa Clara, CA
    2 days ago
  • Job description Senior DFT EngineerMoTek Technologies has...  ...opening for a Senior DFT Engineer:The ideal candiate will...  ...of DFT logic. Generate ATPG vectors, bring-up and...  ...other scripting languages Inserting, testing, and using DFT...  ...(JTAG, BIST, mBIST, scan, boundary scan, ATPG) Nice... 
    Senior
    Immediate start

    MoTek Technologies

    San Jose, CA
    7 days ago
  • Position:Senior DFT Engineer (Einfochips)Job Description:What You'll Be Doing:DFT implementation...  ...Networking chips, IP DFT workRTL checks for scan-insertion compatibility using Synopsys...  ...Years of experience in DFTScan-Insertion, ATPG, GLS, Pattern Simulations (with and w/... 
    Senior
    Full time
    Work at office

    Arrow ECS

    San Jose, CA
    7 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for...  ...and yield. You will lead DFT architectures (Scan, ATPG, MBIST, JTAG), perform insertion and optimization, and support post-silicon bring-up... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    3 days ago
  • $136k - $218.5k

     ...join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking...  ...creative solutions for DFT architecture, verification and...  ...mechanisms, IO BIST, memory BIST and scan compression.In addition, you...  ...and IOs, fault modeling, ATPG and fault simulationExcellent... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • Value Innovation Labs is seeking an experienced DFT Engineer in Mountain View, CA to drive DFT flow, IP integration, and verification activities...  ...process nodes. The ideal candidate has a strong background in ATPG and ATPG-driven verification, along with practical experience... 
    Senior

    Value Innovation Labs

    Mountain View, CA
    4 days ago
  • $135k - $160k

     ...enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging...  ...optimize DFT architectures, including scan insertion, compression/decompression logic,...  ...run Automatic Test Pattern Generation (ATPG) tools and methodologies, including... 
    Senior
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago
  • $136k - $218.5k

     ...hardworking people in the world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team. If you want to...  ...and experience with DFT timing closure for various modes e.g., scan, iJTAG, etc.Background in domain specific STA and timing convergence... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • Lightmatter is seeking a Design for Test Engineer to join our chip design and product...  ...will design, validate, and deploy DFT solutions for digital, analog, and photonic...  ...products to market. You will work on ATPG, MBIST, and boundary scan, develop scalable automation, and... 
    Senior

    Lightmatter

    Mountain View, CA
    2 days ago
  • $183k - $247.6k

     ...around the world.As a Senior Digital ATE Test Engineer, you will be a key...  ...partner closely with DFT, ASIC design, and manufacturing...  ...teams to define test insertion strategy, review...  ...gaps, and optimize scan/MBIST/BIST content...  ...techniques: scan, MBIST, ATPG, loopback.- JTAG,... 
    Senior
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    3 days ago
  • $100k

     ...contributors of all seniorities.Tenstorrent is...  ...worldwide experts and leaders in...  ...responsible for DFT implementation...  ...in Electrical Engineering, Computer Engineering...  ...and signoff of inserted DFT logic.You...  ...including scan chains, memory...  ...tools, including ATPG and fault coverage... 
    Permanent employment
    Remote work
    Worldwide

    Tenstorrent

    Santa Clara, CA
    7 days ago
  • Entrada Ventures is seeking a Senior DFT Verification Engineer to drive robust verification for ASIC DFT logic across planning, development, and...  ...and modern verification workflows, plus experience with scan/ATPG, JTAG, MBIST, and tester formats. #J-18808-Ljbffr Entrada... 
    Senior

    Entrada Ventures

    Palo Alto, CA
    2 days ago
  • $120k - $220k

     ...of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team....  ...complex SoC designs, including scan, MBIST, BIST, and JTAG/IEEE 1149.x • Insert and verify scan chains,...  ...standard DFT tools • Own the full ATPG lifecycle: verification,... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    3 days ago
  •  ...Position : DFT Engineer Location : Austin,TX / San Jose,CA...  ...skilled and motivated Senior/Staff DFT (Design for Test...  ...features, including Scan, JTAG, Boundary Scan, and...  ...DFT features (e.g., Scan/ATPG, Boundary Scan, Memory...  ...EDA flows: Scan insertion, ATPG, pattern simulation... 
    Long term contract

    Goldenpick Technologies

    San Jose, CA
    1 day ago
  • We are seeking a Senior DFT Engineer with 8-12 years of relevant experience in DFT Scan Insertion and ATPG Validation . The ideal candidate will have strong hands‑on experience with industry‑standard DFT methodologies, scan architecture, ATPG flows, and DFT implementation... 

    VGAI Solutions

    Santa Clara, CA
    2 days ago
  • DFT/DFx Engineer DFT/DFx Engineer Location: Santa Clara, CA Employment Type: Full-Time (FTE)...  ...with strong DFx and DFT experience . ATPG experience is not mandatory. Required...  ...Skills Siemens DFT tools experience. DFT insertion for SCAN (with SSN) and MBIST . MBIST repair... 
    Full time

    Intellectt INC

    Santa Clara, CA
    7 hours ago
  • As a Senior DFT Engineer at QFocus Technologies, you will be responsible for defining, architecting...  ...DFT architectures including Scan, ATPG, MBIST, and JTAG / IEEE standards (114...  ...1500, 1687 IJTAG). Perform Scan Chain Insertion, stitching, and optimization to ensure... 

    QFocus Technologies LLC

    Sunnyvale, CA
    3 days ago
  • Below JD for a DFT engineer and panel details. Please let me know if you need additional...  ...details. NVIDIA has relaxed the JD, and ATPG experience is not mandatory for...  ...with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN) and MBIST MBIST Repair Implementation... 

    Element Technologies

    Santa Clara, CA
    3 days ago
  • Role Purpose We are hiring a DFT Engineer with hands-on experience in Scan, ATPG, MBIST, or Boundary Scan. Job Details Job title: DFT Engineer Location: Santa...  ...: 8-15 Years Key Responsibilities Work on Scan insertion, ATPG, GLS (timing/non-timing) Implement MBIST and/or... 

    iFlow Inc.

    Santa Clara, CA
    2 days ago
  • Responsibilities Familiarity with the Siemens suite of DFT tools DFT insertion for SCAN (with SSN) and MBIST MBIST Repair Implementation and Verification...  ...of DFT features including: Boundary Scan JTAG SCAN MBIST SDR ATPG #J-18808-Ljbffr Intelliswift - An LTTS Company

    Intelliswift - An LTTS Company

    Santa Clara, CA
    2 days ago
  •  ...Global is hiring for an experienced engineer for DFT Engineer job position. Below is the...  ...DFT architecture, implementation, ATPG, and verification for SoCs. Experience...  ...to achieve high test quality. Insert DFT logic, including scan chains, MBIST, TAP controller, Clock... 

    Quest Global

    San Jose, CA
    2 days ago
  • Synopsys Inc. is seeking an experienced Product Applications Engineer with DFT expertise to lead test technology deployments and customer engagements...  ...and field success. The role requires hands-on DFT/ATPG knowledge, strong communication with field teams, and the ability... 
    Senior

    Synopsys

    Sunnyvale, CA
    4 days ago
  • $196k - $310.5k

     .... Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving...  ...semiconductor chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • MatX is building a silicon-centric GenAI compute platform and seeks a Silicon DFT engineer to implement DFT functions across SERDES, boundary scan, and test modes for MatX products. You will collaborate with verification and firmware teams to bring up silicon test programs... 
    Senior

    MatX

    Mountain View, CA
    3 days ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    2 days ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    2 days ago
  • $179k - $286k

     ...are seeking an experienced Senior DFT Technical Manager to lead DFT...  ...customers and MediaTek engineering teams. The ideal candidate...  ...‑silicon DFT architecture, scan insertion, ATPG, MBIST/LBIST, test coverage...  ...issues to both senior technical experts and non‑specialist... 
    Senior
    Temporary work

    MediaTek Research Lab Inc.

    San Jose, CA
    17 hours ago
  • Russell Tobin is seeking an experienced PCB Layout Engineer (Design Engineer V) in Sunnyvale, CA to support product development in consumer electronics. The role focuses on designing complex PCB layouts and requires extensive collaboration with engineering teams. The ideal... 
    Senior

    Russell Tobin

    Sunnyvale, CA
    2 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior DFT Engineer: Scan Insertion & ATPG Expert. Be the first to apply!