Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

ASIC Design Manager

Coherent Inc

Primary Duties & ResponsibilitiesProduct specification and architecture definition of high-performance broadband ICs for optical communication.Lead the development of best-in-class ICs from concept to production.Oversee engineers to meet project schedules and provide hands-on technical leadership for teams across Coherent global sitesPlan & manage evaluation of prototype silicon in close collaboration with the application and silicon characterization team.Help support IC qualification and transition to mass production.Collaborate with corporate cross-functional teams on advanced developments.Education & ExperienceB.Sc. in Electrical Engineering + 15 years of experience, or M.Sc. and/or PhD in Electrical Engineering + 10 years of experience.At least 5 years of related professional experience.Hands-on experience with design of RFIC’s > 20GHz, 100GHz + is a plus.Familiar with wired or optical communication.SkillsIC tape-out and productization experienceStrong industry experience in at least one of the following areas:Coherent optical transceiversFiber optics communicationWire-line RF transceiversSiGe Bicmos technology Solid understanding of high frequency (40GHz+) IC design such as TIAs and Drivers.Solid understanding and experience in designing analog circuits in CMOS and SiGe BICMOS such as LDOs, Opamps, DACs, power detectors, VGAs.Good understanding of S-parameters, transmission lines, IC design techniques of broadband linear amplifiers and equalizers.Cadence IC design tools such as Virtuoso, Spectre, Spectre-RF, PVS, EMX, Quantus.Solid understanding and hands-on experience in critical custom RF circuit layout Understanding of wired and optical communication systems & signal processing is preferred (FFE equalizers, communication channel SNR analysis, PAM4, QPSK, 16QAM)Optical Coherent system knowledge is a plus. Basic understanding of optical devices (lasers, Mach-Zehnder modulators, EMLs, silicon photonics) is desirable.Strong desire to drive product and technology developmentExcellent verbal and written communication skills.Excellent teamwork skills and strong independence.Self-motivated with innovative thinking.Working Conditions40-hour work week, hybrid work, (min 3 days on-site) is an option.Must be able to function in a fast-paced environment, carrying out multiple projects at a time.Safety RequirementsAll employees are required to follow the site EHS procedures and Coherent Corp. Corporate EHS standards.Quality and Environmental ResponsibilitiesDepending on location, this position may be responsible for the execution and maintenance of the ISO 9000, 9001, 14001 and/or other applicable standards that may apply to the relevant roles and responsibilities within the Quality Management System and Environmental Management System.Culture CommitmentEnsure adherence to company’s values (ICARE) in all aspects of your position at Coherent Corp.:Integrity – Create an Environment of TrustCollaboration – Innovate Through the Sharing of IdeasAccountability – Own the Process and the OutcomeRespect – Recognize the Value in EveryoneEnthusiasm – Find a Sense of Purpose in WorkCoherent Corp. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.If you need assistance or an accommodation due to a disability, you may contact us at View email address on click.appcast.io is a global leader in lasers, engineered materials and networking components. We are a vertically integrated manufacturing company that develops innovative products for diversified applications in the industrial, optical communications, military, life sciences, semiconductor equipment, and consumer markets. Coherent provides a comprehensive career development platform within an environment that challenges employees to perform at their best, while rewarding excellence and hard-work through a competitive compensation program. It's an exciting opportunity to work for a company that offers stability, longevity and growth. Come Join Us! Note to recruiters and employment agencies: We will not pay for unsolicited resumes from recruiters and employment agencies unless we have a signed agreement and have required assistance, in writing, for a specific opening. Full timePosting Date: 2026-10-09

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the ASIC Design Manager in Santa Clara, CA vacancy
  • $192k - $278k

     ...subsystems, working with cross-functional design, architecture and power teams to achieve...  ...and UVM.3 years of experience in people management.Preferred qualifications:Master's degree...  ...integration within AI/ML-driven systems. As an ASIC Design Verification Manager for Google's... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $192k - $278k

    Lead the physical design implementation and strategy for high-performance silicon for critical, high-complexity subchips.Manage the full design cycle from RTL to GDSII, including critical...  ..., and timing closure for high-speed ASICs across various process nodes.Experience... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $192k - $278k

     ...functional verification team for portions of TPU designs, setting and communicating individual and...  ...and UVM.3 years of experience in people management.Preferred qualifications:Master's degree...  ...within AI/ML-driven systems. As an ASIC Design Verification Manager for Google's... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...Apple Inc. in Sunnyvale is seeking an experienced ASIC Design Engineering Lead to head a team central to the SoC IP DMA design effort. The role blends people management with strong technical leadership across micro-architecture, RTL delivery, and debug to ensure silicon... 
    Suggested

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  •  ...technical leadership for teams across Coherent global sites Plan & manage evaluation of prototype silicon in close collaboration with the...  ...of related professional experience. Hands-on experience with design of RFICs 20GHz 100GHz is a plus. Familiar with wired or... 
    Suggested
    Full time

    Coherent

    Santa Clara, CA
    1 day ago
  • $192k - $278k

    Lead the physical design implementation and strategy for high-performance silicon, with leadership...  ...based on project phases and team needs.Manage the full design cycle from RTL to GDSII,...  ...route, and timing closure for high-speed ASICs across various process nodes.Experience... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $240k - $333k

    Design, build, and scale constrained-random verification environments using SystemVerilog and UVM for high-speed physical-layer DSP blocks...  ...and its integration within AI/ML-driven systems. As an ASIC Design Verification Technical Lead, you will define how Google verifies... 
    Worldwide
    Shift work

    Google

    Sunnyvale, CA
    3 days ago
  • $192k - $278k

     ...performance, power, and area (PPA) tradeoffs to achieve optimal design closure.Develop and improve advanced physical design methodologies...  ...optimizing PPA across complex arithmetic pipeline structures. Manage different PNR tools - synopsys fusion compiler, cadence (Innovus... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $216.2k - $394k

     ...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of...  ...Apple's SOC IP DMA design effort. Balancing equal parts people management and technical leadership, you will guide your team through... 
    Worldwide
    Relocation

    Jobleads-US

    Sunnyvale, CA
    3 days ago
  • $186.9k - $267.7k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...’s degree in Electrical or Computer engineering and 8+ years of ASIC Design experience, or Master’s degree in Electrical Engineering... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $192k - $278k

    Lead, mentor, and manage a team of RTL Design Engineers performing tasks related to IP development for Compute Cores.Provide technical leadership...  ...practical experience.10 years of experience with Chip Design, ASIC Digital Design, and SystemVerilog.8 years of experience in... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $192k - $278k

     ...) development, ensuring high-performance designs that strictly adhere to Power, Performance...  ...coding standards, and quality guidelines.Manage the full RTL life-cycle, including...  ...practical experience.10 years of experience in ASIC design, including one project focused on... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $183k - $271k

     ...equivalent practical experience. ~8 years of experience in ASIC physical design and methodologies in advanced process nodes. ~ Experience...  ...Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems... 
    Full time
    Worldwide

    Google

    Sunnyvale, CA
    9 days ago
  •  ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...together, we’ll advance your career.THE ROLE: As an RTL Design Manager for the AECG IP & SOC group, you will help bring to life cutting... 

    AMD

    San Jose, CA
    3 days ago
  • $135k - $165k

    The Design Manager is responsible to help ensure successful delivery of McCarthy projects by managing the design process with regard to defining deliverables, scheduling design and defining potential obstacles, monitoring and developing work as required. McCarthy projects... 
    Contract work
    For subcontractor
    Local area

    McCarthy Building

    San Jose, CA
    4 days ago
  •  ...every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing...  ...advance your career.THE ROLE: We are looking for an experienced manager to lead a team of silicon photonics design engineers to bring... 
    Work experience placement

    AMD

    San Jose, CA
    2 days ago
  • $219k - $351k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s possible...  ...-to-end verification of SoCs. You will manage a highly capable team of engineers...  ...Science with 15+ years working experience in ASIC verification preferred.Several years of proven... 
    Work experience placement
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $167k - $275k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s...  ...their markets. For more information, visit of Role:The Senior Manager / Deputy Director, Processor Design, is responsible for leading... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    4 days ago
  • $121.9k - $195k

     ...We are seeking a Digital Mixed-Signal Lead with a strong digital design and architecture background to lead the development of digital...  ...RequirementsEducation: Bachelors degreeExperience: 8+ years of professional digital ASIC design experience.RTL Mastery: Deep expertise in writing robust,... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    5 days ago
  • $221k - $301k

    Principal Memory Design Engineer/Senior Technical ManagerCategoryChip DesignLocationSan Jose...  ...on high-performance compute (HPC) ASIC solutions for Data Center AI and Networking...  ...ability to work independently, effectively managing multiple tasks, and collaborating with global... 
    Temporary work

    MediaTek

    San Jose, CA
    5 days ago
  • $230k

    Principal ASIC Engineering Lead (Physical Design OR STA)Up to $230k base, + 30% bonus plus around $800k-$1.2m in stocks which vests over 4 years. Total...  ...while also providing clear, high level summaries to management?If this sounds like you, and you want to work on advanced... 

    CyberCoders

    San Jose, CA
    1 day ago
  • $201.3k - $272.4k

    Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose...  ...technologies. We’re looking for a Physical Design Verification Manager to join our backend team. The ideal candidate will be... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  •  ...Position: Physical Design Engineer – Lead Locations: San Jose, San Diego, Irvine, CA (Onsite) What You Will Do: Drive ASIC physical design implementation from floorplanning through signoff. Perform Place & Route (PnR), Clock Tree Synthesis (CTS), timing closure... 
    Full time

    Apetan Consulting llc

    San Jose, CA
    2 days ago
  • $176k - $322k

     ...the world to learn, communicate and advance faster than ever.As a Design Architecture Lead in Non-Volatile-Engineering NAND Flash design...  ...to ensure accurate manufacturability of productSupervising and manage the full chip verification activities including planning, tracking... 
    Full time
    Local area
    Immediate start

    Micron

    San Jose, CA
    4 days ago
  •  ...the one in this posting.Who You Are You bring 8+ years in CPU verification, CPU testbench development, or closely related digital design.You have deep hands-on experience building and owning CPU core-level testbenches, not just using existing environments.You know high... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $172.8k - $216k

     ...development of major structural airframe assemblies from preliminary design through certification, and manufacturing ramp upApply in depth...  ...to do business with Archer, please reach out to ****@*****.***. All employment processes are managed by the Archer People Team.
    Local area
    Worldwide
    Visa sponsorship

    Archer Aviation

    San Jose, CA
    5 days ago
  •  ...supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go...  ...closure and multi-dimensional alignment of power, thermal management and performance constraints. You will also be highly organized... 

    AMD

    Santa Clara, CA
    2 days ago
  •  ...Production Designer Location: Cupertino, CA (Hybrid – in office Tues, Wed, Thurs) Duration: 6 months (possible extension) About the role: Responsible for creation of successful design solutions, under the limited direction of a senior creative staff member... 
    Contract work
    Work at office

    TriOptus LLC

    Cupertino, CA
    5 days ago
  • $203k - $290k

     ...differentiation, and narrative excellenceBuild, scale, and mentor a high-performing, multidisciplinary global creative team spanning design, art direction, video, and UX/UIServe as a trusted partner to senior executives, translating complex business priorities into clear... 
    Full time
    Work at office
    Local area

    Zscaler

    San Jose, CA
    5 days ago
  • $70k - $110k

     ...you. About the Role: In this role, you will support the design coordination of CrowdStrike’s global offices as part of the Global...  ...with internal stakeholders, designers, vendors, and project managers to ensure design quality, consistency, and alignment with brand... 
    Full time
    Work experience placement
    Work at office
    Local area

    CrowdStrike

    Sunnyvale, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to ASIC Design Manager. Be the first to apply!