Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal ASIC Design Verification Engineer

$138k - $317.8k

brightvisiontechnologies

Bright Vision Technologies is a forward-thinking software development company dedicated to building innovative solutions that help businesses automate and optimize their operations. We leverage cutting-edge technologies to create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer – UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes through technology. This is a fantastic opportunity to join an established and well-respected organization offering tremendous career growth potential. Job Title: Principal Design Verification Engineer – UAL & PCIe Subsystems Location: Santa Clara, CA (Onsite) Salary: $138,000 – $317,800 Bonus + RSUs Job Summary We are looking for an experienced Principal Design Verification Engineer to support verification of high-performance SoC designs. The ideal candidate will have strong expertise in SystemVerilog, UVM, and verification methodologies, along with experience in UAL or PCIe protocols. Responsibilities Develop and maintain verification environments using SystemVerilog and UVM. Create verification test plans and drive coverage closure. Develop and execute test cases for SoC verification. Debug design and verification issues. Develop automation tools using Python or Perl. Perform unit and regression testing. Collaborate with design and engineering teams throughout the development cycle. Required Skills BS/MS/PhD in Computer Science, Electrical Engineering, or Computer Engineering. 10–12 years of Design Verification experience. Strong experience with SystemVerilog and UVM. Experience creating verification plans and constrained-random test environments. Python or Perl scripting experience. Experience with EDA verification tools. Strong Linux and Object‑Oriented Programming knowledge. Good programming skills in C++. Working knowledge of UAL or PCIe protocols. Relocation Assistance Available Visa Sponsorship Available Position offered by “No Fee agency.” Equal Employment Opportunity (EEO) Statement Bright Vision Technologies (BV Teck) is committed to equal employment opportunity (EEO) for all employees and applicants without regard to race, color, religion, sex, sexual orientation, gender identity or expression, national origin, age, genetic information, disability, veteran status, or any other protected status as defined by applicable federal, state, or local laws. This commitment extends to all aspects of employment, including recruitment, hiring, training, compensation, promotion, transfer, leaves of absence, termination, layoffs, and recall. BV Teck expressly prohibits any form of workplace harassment or discrimination. Any improper interference with employees' ability to perform their job duties may result in disciplinary action up to and including termination of employment. #J-18808-Ljbffr brightvisiontechnologies

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Principal ASIC Design Verification Engineer in Santa Clara, CA vacancy
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions...  ...developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in SystemVerilog... 
    Principal
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago
  • $90 per hour

     ...world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility. Senior ASIC Design Verification Engineer Summary: As a Senior ASIC... 
    Suggested
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    4 days ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will...  ...Responsibilities Lead design verification for complex SoC and ASIC projects through successful tape-out. Develop... 
    Principal

    Veriipro

    Santa Clara, CA
    2 days ago
  • $106.4k - $172.15k

     ...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability. You will define... 
    Suggested
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're...  ...the future of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    2 days ago
  • $185k - $230k

     ...Discover more at Role Overview Astera Labs is looking for a Principal Design Verification Engineer with a passion for breaking complex designs and...  ...verification strategies for next-generation AI connectivity ASICs. You\'ll leverage your deep expertise in SystemVerilog,... 
    Principal
    Work experience placement
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $158.6k - $317.8k

     ...applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission...  ...to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise... 
    Principal
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    brightvisiontechnologies

    Santa Clara, CA
    1 day ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips for both...  ...project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 
    Principal

    Macpower Digital Assets Edge

    Santa Clara, CA
    20 hours ago
  • $153k - $290k

     ...Design Verification Engineer GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint... 
    Principal
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    1 day ago
  • $158.6k - $237.6k

     ...Design Verification Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.... 
    Principal
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    1 day ago
  • $237k - $296k

     .... Role Summary We are seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and Inference Silicon team. You will be responsible...  ...Experience: Typically 10+ years of industry experience in ASIC design verification. Engineers who have seen multiple chips... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work
    Night shift

    Rivian

    Palo Alto, CA
    1 day ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next...  ...collaboration skills to bridge technical gaps between internal block owners and external ASIC/IP vendors #J-18808-Ljbffr... 
    Principal

    ACL Digital

    San Jose, CA
    1 day ago
  •  ...Requirements Architect block and full-chip verification environments using HVLs and constrained...  ...RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for...  ...of FPGA prototype (pre-tapeout) and ASIC. Replicate silicon bugs in simulation environments... 

    Mirafra Technologies

    San Jose, CA
    1 day ago
  •  ...IT Service Provider. Prodapt ASIC services is the leading provider...  ...based on turnkey, Offshore design center (ODC) or staff...  ...SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based validation...  ...and collaborate with design engineers to resolve issues. Drive functional... 

    Prodapt

    Sunnyvale, CA
    1 day ago
  •  ...Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high‑performance ASIC designs. The ideal candidate brings hands‑on verification expertise... 

    AMD

    Santa Clara, CA
    1 day ago
  • $168k - $336k

     ...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow...  ...and skill‑based tools. Strong and relevant expertise with ASIC simulation tools and sophisticated verification methods.... 
    Full time
    Local area
    Shift work

    Micron Technology

    San Jose, CA
    3 days ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification Engineer (AI Hardware) - Remote (U.S.) - No Visa...  ...focused silicon. In this role, you'll partner closely with design, architecture, and software teams to validate complex hardware... 
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    2 days ago
  •  ...Responsibilities: Work closely with the design team to review and understand...  ...micro-architectures Define and review verification test plans Develop block level and chip...  ...experience Advanced knowledge of standard ASIC/FPGA verification flows including... 

    Sql Pager LLC

    San Jose, CA
    2 days ago
  •  ...silicon and software development. We're seeking engineers who are energized by working on cutting-edge ASIC design and distributed software systems, and who are...  ...Cornelis Networks is hiring Mid-Level and Senior ASIC Verification Engineers with advanced skills and knowledge in... 
    Remote work
    Flexible hours

    Cornelis Networks

    San Jose, CA
    20 hours ago
  •  ...communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's...  ...architectures. We're looking for engineers with hands-on ASIC design verification experience using reusable verification... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    4 days ago
  • $97.7k - $182.62k

     ...message the job poster from Capgemini Engineering About the Job You're Considering Join...  ...collaborative and forward-thinking team as a Design Verification Engineer, contributing to the...  ...$161,250.00-$260,000.00 6 months ago ASIC Design Verification Engineer, Devices... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    20 hours ago
  •  ...ASIC Verification Engineer This role has been designed as 'Onsite' with an expectation that you will primarily work from an HPE office. Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect... 
    Work at office
    Local area

    Hewlett Packard Enterprise

    Sunnyvale, CA
    5 days ago
  •  ...seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on...  ...for the verification of complex FPGA designs, ensuring their functionality, performance...  ...Skills Strong understanding of FPGA, ASIC, RTL design principles and... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    20 hours ago
  • $135k - $155k

     ...possible, with the ultimate goal of enabling human life on Mars. Design Verification Engineer (Silicon Engineering) At SpaceX we’re leveraging our...  ...firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing... 
    Permanent employment
    Temporary work
    Worldwide

    SpaceX

    Sunnyvale, CA
    1 day ago
  •  ...ASIC Verification Engineer Axiado is building the future of AI powered digital infrastructure. We are a fast-growing, well funded silicon, systems...  ...Help develop test plan definition Micro-architecture design verification, RTL verification, and documentation Top-... 

    Axiado

    San Jose, CA
    4 days ago
  • $120k - $243k

     ...ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help... 
    Work experience placement
    Work at office
    Local area
    Immediate start

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    5 days ago
  • $92k

     ...HCLTech is looking for a highly talented and self- motivated Design Verification Engineer to join it in advancing the technological world through...  ...functional correctness of our next-generation, high-performance ASICs and SoCs. You will work closely with architecture and RTL... 
    Full time
    Local area

    Hcltech

    Sunnyvale, CA
    1 day ago
  • $116k - $189.75k

     ...NVIDIA is seeking an outstanding ASIC Verification Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging... 

    NVIDIA

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  .... The team collaborates with the front design team to understand the clocking requirements...  ...clock RTL information to GPU, CPU and SOC verification team, timing and DFT teams. Get involved... 
    Work experience placement

    NVIDIA

    Santa Clara, CA
    3 days ago
  • $200k - $400k

     ...Overview Senior Design Verification Engineer Job Summary We are seeking a Senior Design Verification Engineer to help verify and deliver next-generation...  ..., Computer Science, or a related field. 7+ years of ASIC or SoC design verification experience. Strong expertise in... 
    Permanent employment
    Temporary work

    Actalent

    Santa Clara, CA
    8 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal ASIC Design Verification Engineer. Be the first to apply!