Senior SI/PI Packaging Lead for 2.5D ASICs
Jobleads-US
Cisco Silicon One is seeking a Signal and Power Integrity Technical Lead to advance next-generation ASIC packaging and high-speed signaling. You will define rules, perform SI/PI analyses, and collaborate with cross-functional teams to ensure power, performance, and area goals are met.
The role requires extensive experience in SI/PI, layout validation, and high-speed memory interfaces, with mentoring responsibilities for junior engineers and a drive for design excellence at scale.
#J-18808-Ljbffr Jobleads-USVacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the Senior SI/PI Packaging Lead for 2.5D ASICs in San Jose, CA vacancy
$300k
...our Signal Integrity (SI) and Power Integrity (PI) engineers who design... ...We’re looking for a Senior Signal Integrity / Power... ...innovative routing, packaging, and power delivery... ...Hands-on experience with 2.5D/3D EM solvers (... ...fabrication vendors, ASIC teams, and contract...SeniorContract workArista Networks
Santa Clara, CA20 hours ago- ...Cisco Systems in San Jose is seeking a seasoned Package Layout Team Leader to guide a skilled layout group for advanced ASIC packaging. You will mentor engineers, drive... ...collaborate with cross‑functional teams across design, SI/PI, and manufacturing to ensure top-quality...Senior
- ...California is seeking a Signal and Power Integrity Technical Lead to define, design, and verify ASIC packaging for high-performance platforms. You will develop design rules for ultra-high-speed signaling, assess SI/PI, and guide layout teams to optimize interposers,...Suggested
$150k - $230k
...work closely with hardware architects, ASIC vendors, layout, packaging, and optical teams to co-optimize performance... ...You'll Do Arista Networks is seeking a Senior Optical Signal Integrity / Power Integrity (SI/PI) Engineer to lead the design, simulation, and validation...SeniorContract workArista Networks
Santa Clara, CA20 hours ago- ...Cadence Design Systems is seeking a Sr Principal SI/PI Engineer to join the HPP IP R&D Group. This hands-on role focuses on high-speed... ...and collaboration with chip designers. You will work on test chip package design, evaluation board optimization, and provide channel...Senior
Cadence Design Systems
San Jose, CA5 days ago $168k - $264.5k
...is now looking for a Senior Signal Integrity Engineer to join our Packaging and Systems team! In... ..., including 2.5D, 3D, and multi-die... ...center systemsDrive SI modeling and design... ...confidenceWork closely with ASIC, package, board,... ...tradeoffs across SI, PI, thermal, mechanical...SeniorFull timeNvidia
Santa Clara, CA3 days ago- ...Corporation is seeking a Senior IC Packaging Engineer to provide... ...and RDL based fan-out (2.5D), chiplet-based... ...heterogeneous integration, leading efforts from early... ...advanced nodes.Drive SI/PI, thermal, mechanical,... ...packaging expertise for SoCs, ASICs, or memory products....Senior
Axiado Corporation
San Jose, CA2 days ago $127.63k - $191.2k
...place to thrive, learn, and lead. Your Team, Your... ...flow development in an ASIC rtl-to-gds environment Strong... ...with multi-die topics:o 2.5D/3D/3.5D die-stacking... ...STA, thermal)o Advanced packaging technologies: CoWoS, EMIB... ...for silicon & fanout, SI/PI analysis· Experience with...SeniorPermanent employmentInternshipWork from homeMarvell
Santa Clara, CA20 hours ago- ...solutions America Inc. is seeking a driven Signal/Power Integrity Engineer to develop next-generation SSD products. You will provide SI/PI expertise for SoC substrate and PCB design, and work with cross-functional teams to verify high-speed interfaces such as PCIe Gen4/5...Senior
SK hynix memory solutions America Inc.
San Jose, CA2 days ago - ...Description We are looking for a senior SoC Chip Lead to join our San Jose office. Key... ...MCMs with FPGA and ASSPs utilizing 2.5D/3D advanced packaging technologies and chiplet-based architectures... ..., clocking, timing closure, and SI/PI Engage with leading IP vendors to...Work experience placementWork at officeWorldwide
- ...enabling AI breakthroughs, or bringing leading edge products to market, every... ...(AECG). This role will drive SI/PI strategy and execution across silicon, package, board, and system-level designs supporting... ...with FPGA, adaptive computing, ASIC, networking, datacenter, or high-...
AMD
San Jose, CA3 days ago - ...Cisco Silicon One hardware team is seeking a Lead Hardware Board Design Engineer in Milpitas, CA to define board-level architecture... ...to production. You will guide hardware initiatives, resolve SI/PI and thermal challenges, and collaborate with vendors, fabricators...
- ...Cisco Systems in San Jose, CA is seeking an ASIC DFT - Emulation Technical Lead to architect state‑of‑the‑art emulation environments and drive pre‑silicon testing for the Silicon One family. You will collaborate with front‑end RTL, physical design, and ATPG teams to...Senior
$190k - $270k
Sr. Staff/Principal Advanced Packaging ArchitectCategoryAlgorithm & ArchitectureLocationSan... ...hear from you. Responsibilities:Lead research and development of... ...packaging solutions such as 2.5D/3D, CPO, IVR, and HSIO. Partner across silicon, SI/PI, thermal/mechanical, reliability...SeniorTemporary workMediaTek
San Jose, CA3 days ago$180k - $301k
SI/PI Senior Engineer/ManagerCategoryProcess Technology DevelopmentLocationSan Jose, CAExperienceMore... ...skilled SI/PI Senior Engineer/Manager to lead signal integrity (SI) and power integrity (PI) initiatives across our chip, package, and PCB development workflows. This role...SeniorTemporary workMediaTek
San Jose, CA3 days ago- ...Block/Core/SOC, and develop functional coverage. The role requires deep SystemVerilog expertise, UVM/VMM, and a track record of completing ASIC projects from architecture to tape-out, plus mentoring teammates and leading verification strategy reviews. #J-18808-LjbffrSenior
Broadcom Inc.
San Jose, CA2 days ago $220.92k - $311.89k
...are seeking a front-end silicon lead to manage both the design and... ...accelerators, SoCs, or custom ASICs.• 5+ years of experience with RTL... ...AI.• Experience with advanced packaging and heterogeneous integration technologies... ...(e.g., chiplets, UCIe, 2.5D/3D).• Experience with...Full timeLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago$213k - $287.5k
...Annapurna Labs - AI Silicon Packaging Annapurna Labs (... ...team and drive the SI/PI analysis and... ...learning and data center ASICs. In this role,... ...responsibilities Lead package-level SI/PI analysis for 2.5D, 3D-IC, fan-out,... ...and mentorship. Our senior members enjoy one-on...SeniorLocal areaFlexible hours- ...Principal Packaging Engineer We are looking for a Principal Packaging... ...generation SoCs. This role will lead packaging from concept through... ...package design with silicon, board, SI/PI, thermal, and mechanical teams.... ...including chiplets, 2.5D integration, silicon bridges...Flexible hours
Auradine
Santa Clara, CA4 days ago $182.36k - $273.2k
...a place to thrive, learn, and lead. Your Team, Your ImpactMarvell’... ...develops advanced, industry-leading ASICs for the hyperscale data center,... ...— and we are looking for a senior experienced technical leader to... ...drive Phase 0, Phase 1, and Phase 2 bring-up activities through to...SeniorPermanent employmentFull timeWork from homeMarvell
Santa Clara, CA4 days ago- ...CM test reports, analyze failures, and coordinate with EE design partners to drive issues to closure. The role combines hands-on PI/SI measurements with data interpretation and process documentation, on-site in Sunnyvale. You will guide CM engineers on measurement procedures...Senior
- ...Cisco Silicon One is seeking a seasoned Signal and Power Integrity Technical Leader to guide the packaging SI/PI team in defining, designing, and validating high-performance ASIC packages. You will partner with layout and system teams to ensure optimal SI/PI across...Remote job
- ...Annapurna Labs, within AWS, seeks a Package Layout Design Engineer to help design advanced... ...packages for next‑gen ML and data center ASICs. You will perform die floor planning, RDL... ...layer substrates, with collaboration across SI/PI teams in a dynamic environment in #J-18...Senior
- ...chip, from RTL freeze through tape-out and production readiness. You will drive schedules, coordinate RTL, DV, physical design, packaging, power, and infrastructure, and partner with external design teams. The role emphasizes cadence, risk mitigation, and cross-...Senior
$196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented... ...Engineer to design and implement the world’s leading SoC's and GPU's. This position offers... ...design leads, physical design leads and package leads, you will develop and to craft and...SeniorFull timeNvidia
Santa Clara, CA4 days ago- ...breakthroughs, or bringing leading edge products to market,... ..., high-complexity package designs in a fast-paced... ...readiness gates.Interface with senior leadership to provide... ...LeadershipCollaborate with silicon, SI/PI, thermal, mechanical,... ...(e.g., chiplets, 2.5D/3D integration)....Senior
AMD
Santa Clara, CA1 day ago - ...breakthroughs, or bringing leading edge products to market, every... ....THE ROLEAMD is seeking a Senior Director of Packaging Engineering to lead the strategy... ...across the package, SI/PI and thermal/mechanical technology... ...module, system-in-package (SiP), 2.5D/3D integration, or...Senior
AMD
San Jose, CA2 days ago $160k - $253k
...optimized and efficient AI factories. We are looking for a Senior Technical Marketing Engineer to lead and develop technical content for DSX. Want to create... ...into DSX strategy, and use it to help build roadmap, packaging, and positioning.Set a high technical and editorial...SeniorFull timeNvidia
Santa Clara, CA1 day ago$332k
...boards push forward chip packaging, PCB fabrication, SMT,... ...processes, and test and SI focus on test capabilities... ...considered early. The Senior Director, Board PDE oversees... ...an early stage.Build, lead, and develop a global... ...correlation, fine-pitch BGA, 2.5D/3D packaging — taken...SeniorPermanent employmentFull timeNvidia
Santa Clara, CA1 day ago$150k - $230k
...seeking a highly skilled and motivated Senior Optical System Engineer to join ourhardware... ...technologies. In this role, you will lead the design, development, validation,... ...close collaboration with photonics, DSP/ASIC, SI/PI, packaging, firmware, and manufacturing teams to support...SeniorArista Networks
Santa Clara, CA20 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SI/PI Packaging Lead for 2.5D ASICs. Be the first to apply!
Related searches
- senior business development San Jose, CA
- senior devops engineer remote San Jose, CA
- senior information technology project manager San Jose, CA
- senior vmware engineer San Jose, CA
- sr electrical engineer San Jose, CA
- sr marketing manager San Jose, CA
- senior dynamics crm developer San Jose, CA
- senior development executive San Jose, CA
- senior program analyst San Jose, CA
- senior research scientist San Jose, CA