Senior Memory Controller Verification Lead
NVIDIA
NVIDIA Corporation in Santa Clara, CA, is seeking a Senior Memory Controller Verification Engineer to join the GPU Memory Subsystem IP verification team. You will craft verification test plans, build testbenches, run regressions and sign off on RTL correctness and performance.
The ideal candidate has a BS/MS with 6+ years of ASIC verification experience, SystemVerilog/UVM, and strong debugging skills. Familiarity with VCS, Debussy, and GDB is a plus; hybrid work model offered.
#J-18808-LjbffrVacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior Memory Controller Verification Lead in Santa Clara, CA vacancy
- ...6Reference26-01201TypeContract Experience: 5-12+ Years Responsibilities Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage. Verify the HBM protocol...Senior
ACL Digital
San Jose, CA4 days ago $136k - $218.5k
NVIDIA is seeking hardworking, motivated and creative Senior Verification Engineer for our Tegra SoC Memory Subsystem IP verification Team! At NVIDIA, we have... ...or Verification experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,5, 6})Strong debugging...SeniorFull timeNvidia
Santa Clara, CA8 days ago$168k - $264.5k
NVIDIA is seeking hardworking, motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At NVIDIA, we have... ...Design or Verification experience of dynamic memory controllers (ddr{2, 3, 4, 5}, lpddr{2, 3,4,5,6}, HBM, or GDDR)Strong...SeniorFull timeNvidia
Santa Clara, CA8 days ago- ...Qualcomm Technologies, Inc. is seeking a motivated Design Verification Engineer to join its memory subsystem verification team. You will develop verification strategies, build UVM-based testbenches, and drive coverage closure for high-performance memory interfaces...Senior
Qualcomm
Santa Clara, CA2 days ago - ...enabling AI breakthroughs, or bringing leading edge products to market, every... ...Computing Group (AECG) seeks a Senior Staff Silicon Design Verification Engineer to provide technical... ...verification of cutting-edge DRAM Memory Controller IPs (DDR5, LPDDR6, HBM4), high-speed...SuggestedNight shift
AMD
San Jose, CA8 days ago - ...Ayar Labs is seeking a Principal Design Verification Engineer to lead verification strategy for its next-generation silicon photonic chip. You will architect scalable UVM environments, set standards, and drive high-quality tape-out while mentoring a team of engineers....Senior
AnySilicon
San Jose, CA19 hours ago - ...Synopsys, Inc. seeks an experienced verification professional to lead VCS deployments at customer sites, diagnose complex simulation issues, and translate customer pain points into actionable product requirements. You will collaborate with field engineers and R&D to...Senior
Synopsys
Sunnyvale, CA18 hours ago - ...Belmont Village Senior Living is seeking an Enrichment Leader to plan and implement activities for seniors with cognitive disabilities in our Assisted Living and Memory Care community. You will lead groups using our memory enrichment program, while showing reliability...Senior
Apploi
San Jose, CA2 days ago - ...Eridu is seeking a hands-on ASIC Design Verification Lead to own verification strategy, infrastructure, and closure for high-performance networking silicon. This senior role requires deep expertise and practical hands-on work beyond management in a fast-moving startup...Senior
Eridu Corporation
Saratoga, CA2 days ago $221k - $301k
Principal Memory Design Engineer/Senior Technical ManagerCategoryChip DesignLocationSan Jose, CAExperienceMore... ....• Work in close partnership with leading Data Center AI ASIC customers in... ...in developing comprehensive design verification and test plans.• Familiarity with...SeniorTemporary workMediaTek
San Jose, CA7 days ago$154k - $286k
...world of technology. The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is... ...compute, AI, networking, and memory‑coherent systems, where early software... ...closely with emulation platform teams, controller/PHY teams, and customers. This role will...SeniorCadence Design Systems
San Jose, CA2 days ago- ...Bright Vision Technologies in Santa Clara, CA is looking for a skilled Principal Design Verification Engineer. In this role, you will lead verification efforts for complex SoC designs using SystemVerilog and UVM. Candidates with 10+ years of experience in Design Verification...Visa sponsorshipRelocation package
Bright Vision Technologies
Santa Clara, CA18 hours ago - ...Qorvo is seeking a Sr Principal Mixed Signal Verification Engineer in San Jose to lead verification for power-management ICs. You will develop metric-driven plans, create constrained-random tests, and build models to support TL simulations, collaborating closely with design...Senior
Qorvo
San Jose, CA4 days ago - ...a Principal Engineer, SOC Design to lead architectural and RTL development for next-gen memory-focused SoCs. You will drive micro-architecture... ...-party IPs like ARM cores and DDR controllers, and collaborate with architects and verification engineers to ensure robust designs....Senior
Samsung Semiconductor
San Jose, CA2 days ago - ...Clara, CA is seeking a principal Design Verification Engineer to drive SoC verification from... ...industry's first highly programmable in-memory computing architecture, delivering robust... ...culture with transparency, opportunities to lead verification environments, and growth...Senior
d-Matrix
Santa Clara, CA2 days ago - ...Cadence is seeking a Software Engineer in the R&D group to create advanced software for physical verification of next-generation semiconductor devices. You will design, implement, and validate software solutions, tackling complex mathematical and geometric challenges...Senior
Cadence Inc
San Jose, CA4 days ago - ...AMD is seeking a seasoned Memory PHY Design Engineer to shape digital PHY architecture... ...will collaborate with analog, circuit, verification, firmware, physical design, and system teams... ..., and area across programs. You will lead the Memory PHY digital architecture from...Senior
AMD
Santa Clara, CA2 days ago - ...Velaura is building next-generation Physical AI SoCs and seeks a senior Design Verification Engineer. You will verify and deliver complex hardware and... ...of boot, root of trust, clock/topology, low power, and IO/memory subsystems. Sign-off, coverage closure and tape-out...Senior
Velaura
Santa Clara, CA3 days ago $111.07k - $166.4k
...Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactThe Marvell Structera... ...of Compute Express Link (CXL) to the memory bandwidth and capacity challenges faced by... ...The Structera X family of memory-expansion controllers maximizes performance and addresses...Permanent employmentFull timeInternshipWork from homeMarvell
Santa Clara, CA8 days ago- ...NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in Santa Clara. You will collaborate with architects, verification, formal verification and physical design to deliver a world-class memory subsystem solution. You will own micro-architecture...Senior
NVIDIA
Santa Clara, CA4 days ago - ...One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches and... ...have 7+ years in test planning and deep familiarity with memory architectures and DFT tools (DVE/Verdi, DesignWare,...Senior
Cisco
San Jose, CA2 days ago - ...Micron Technology, Inc. is seeking a Senior Memory Design Engineer to join our Memory Design team. You will own architecture, circuit... ...with architecture, process integration, product engineering, verification, and system teams to deliver best-in-class performance, power...Senior
Micron Technology
San Jose, CA3 days ago - ...AMD is seeking a Senior Staff Silicon Design Verification Engineer in San Jose to drive verification strategy for high‑speed memory controllers (DDR5, LPDDR6, HBM4), Crypto and NoC IPs, at IP and... ...simulation/formal environments and lead verification teams toward first‑...Night shift
AMD
San Jose, CA3 days ago $150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements... ...-Speed Interconnects (Ethernet, UCIe, PCIe, CXL, UALink), Memory SubsystemPosition OverviewWe are seeking a highly skilled...SeniorCyberCoders
Santa Clara, CA5 days ago- ...Micron Technology, Inc. in San Jose, CA seeks a Senior Design Verification Engineer to develop CAD tools, automation, and flows for advanced memory design. You will collaborate with design, layout, and verification teams to improve productivity and quality across layout...Senior
Micron Technology
San Jose, CA2 days ago $136k - $218.5k
...world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!Whatyou'llbedoing:... ...collaborate with architects/design verification/formal verification/physical... ...NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among...SeniorFull timeNvidia
Santa Clara, CA5 days ago- ...NVIDIA in Santa Clara, CA seeks a Senior Manager to lead post-silicon bring-up and productization for complex silicon, driving from first... ...and ramp. You will coordinate across architecture, design, verification, firmware, software, boards, systems, and operations to achieve...Senior
NVIDIA
Santa Clara, CA3 days ago - ...Cisco Silicon One is seeking a Signal and Power Integrity Technical Lead to advance next-generation ASIC packaging and high-speed... ...extensive experience in SI/PI, layout validation, and high-speed memory interfaces, with mentoring responsibilities for junior engineers...Senior
Cisco
San Jose, CA3 days ago $152k - $241.5k
...of architecture development to join our memory system architecture team! This team... ...and coherence protocols, DDR and memory controller architecture, on-chip interconnects, address... ...performance modeling or performance verification.Experience debugging and solving complex...SeniorFull timeNvidia
Santa Clara, CA8 days ago$293k
...Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused... ...the Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and...SeniorLocal areaAmpere Computing LLC
Santa Clara, CA16 hours ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Memory Controller Verification Lead. Be the first to apply!
Related searches
- insurance controller Santa Clara, CA
- controller manufacturing Santa Clara, CA
- construction controller Santa Clara, CA
- plant controller Santa Clara, CA
- hotel controller Santa Clara, CA
- non profit controller Santa Clara, CA
- controller Santa Clara, CA
- property controller Santa Clara, CA
- hire controller Santa Clara, CA
- infection control officer Santa Clara, CA