RTL Design Engineer, AI ASICs & Tapeout
Jobleads-US
Normal Computing seeks an RTL Design Engineer to own digital logic from microarchitecture to tapeout. You will craft synthesizable SystemVerilog, work with verification on debug and coverage, and partner with physical design to meet timing and area constraints.
This role emphasizes architecture decisions and close collaboration across teams. The candidate should have hands-on RTL production experience, a track record of silicon tapeouts, and comfort working where specifications are evolving in
#J-18808-Ljbffr Jobleads-USVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer, AI ASICs & Tapeout in Palo Alto, CA vacancy
- ...achieving significant efficiency in AI inference. With a... ...and is focused on innovative ASIC design and AI-native EDA systems. Responsibilities... ...hardware. Write synthesizable RTL in SystemVerilog for various... ...decisions. Support tapeout preparation and post-silicon bring...Suggested
AnySilicon
Palo Alto, CA1 day ago - ...Talent is seeking an experienced RTL Engineer to join a record-breaking... ...the world’s most advanced AI silicon comes together into... ...milestones (integration freeze, design freeze, tapeout). Work closely with... ...top-level RTL integration of ASICs or SoCs, from subsystem assembly...Suggested
$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston... ...: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture... .../ Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem... ...highly skilled Senior ASIC Design Engineer to lead the design and...SuggestedCyberCoders
Santa Clara, CA1 day ago$163k - $236k
...management and control subsystem's design microarchitecture... ...specifications.Develop SystemVerilog RTL to implement logic for ASIC products according to... ...'s degree in Electrical Engineering, Computer Engineering, Computer... ...to shape the future of AI/ML hardware acceleration. You...SuggestedWorldwideGoogle
Sunnyvale, CA2 days ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement... ...performance, area and power efficient RTL to achieve design targets and... ...is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA...SuggestedFull timeWork experience placementNvidia
Santa Clara, CA3 days ago$180k - $260k
...challenges in large-scale AI data center clusters.... ...a Principal Physical Design Engineer to serve as an early member... .... Partner with RTL and architecture teams... ...methodology reviews, and tapeout readiness assessments.... ...Qualifications ~10+ years of ASIC or SoC physical design...Remote workDelos Data
Palo Alto, CA3 days ago$130k - $140k
...Get AI-powered advice on this job and more exclusive features. This range... ...Overview: We are seeking a skilled RTL Design & Verification Engineer with strong experience in power profiling... ...will analyze power consumption in ASIC/SOC designs, correlate hardware...Full timeGlobex Digital
Sunnyvale, CA2 days ago$2,000 per month
...Overview Etched is building AI chips that are hard-coded for individual... ...than a B200. With Etched ASICs, you can build products that... .... Responsibilities As an RTL Engineer at Etched, you will be critical... ...You will develop and implement design verification strategies for both...Work experience placementWork at officeRelocation packageETCHED LLC
Cupertino, CA3 days ago$175k - $215k
...other teammates to ensure we design and optimize hardware and software... ...you will report to a Silicon Engineering Lead You will: Partner with... ...root-causing failures across RTL, testbench, and environment layers... ...in leveraging Generative AI and LLMs to accelerate verification...Full timeRemote workWaymo
Mountain View, CA4 days ago$116k - $189.75k
...tapping into the unlimited potential of AI to define the next era of computing. An... ...dedication to excellence guide us. As an ASIC Design Engineer, you will build powerful SoC and GPU... ...performance, and area and power-efficient RTL to meet strictly defined development...Work experience placement- ...NVIDIA Corporation in Santa Clara, CA, seeks ASIC Design Engineers with experience in agentic AI to design and implement world-leading SoCs and GPUs. Join the... ...potential to transform chip design. You will develop RTL in Verilog, verify designs, and build LLM-powered...
- ...NVIDIA is seeking an ASIC Design Engineer in Santa Clara to build powerful SoC and GPU products. You will draft microarchitectures, implement RTL in Verilog, and drive verification across multiple IPs including GPU components. The role requires 2+ years of RTL experience...
$168k - $264.5k
...NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "... ...implement high performance, area and power efficient RTL to achieve design targets and specifications. As part...Work experience placement- ...Google LLC is seeking an experienced SoC Design Engineer in Sunnyvale, CA to shape AI/ML hardware acceleration through RTL design and verification for TPUs. You will contribute... ...deliver high-performance, energy-efficient ASIC solutions. The role emphasizes cross-...
- ...Company in Mountain View, CA is seeking ASIC Design Engineers focused on Design-for-Test (DFT) and... ...digital subsystems and collaborate across RTL, verification, and backend teams.... ...timing closure, plus silicon debug and tapeout readiness. Onsite role with travel as needed...
- ...Description Job Description Digital Design Engineer focusing on high-performance... ...Job responsibilities include RTL design, verification,... ...digital design concepts for complex ASICs Hands on experience with... ...use artificial intelligence (AI) tools to support parts of the...
Omni Design Technologies
Milpitas, CA13 days ago $119.85k - $162.15k
...Defense, Space and Security is hiring ASIC Design Engineers — Design-for-Test (DFT) & Physical Design... ...—driving architecture, verification, tapeout readiness, silicon debug, and cross‑discipline integration with architecture, RTL, verification, DFT, and external backend...Permanent employmentWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shift$195k - $226k
...Description Job Description Staff ASIC/SoC Design Engineer Location: Santa Clara, CA | Candidates... ...company at the forefront of edge AI-based computer vision. Their SoCs (Systems... ...influence microarchitecture, optimize RTL for performance, power, and area, participate...Full timeFlexible hoursCertified Employment Group
Santa Clara, CA17 days ago$251k - $310k
...teammates to ensure we design and optimize... ...will report to an Engineering Director. You will... ...specifications and RTL implementation, using... ...timely and successful tapeout and product You... ...industry experience in ASIC/SoC digital design,... ...and comfort with AI tools to accelerate...Full timeRemote workNight shiftWaymo
Mountain View, CA14 days ago$200k - $299k
...Systems builds the world's largest AI chip, 56 times larger than... ...The RoleAs a lead front-end design engineer, you will be a key part of the... ...role requires deep expertise in RTL design and integration, with a... ...and management of external ASIC vendor. You will collaborate closely...Cerebras Systems
Sunnyvale, CA3 days ago$119.85k - $239.2k
ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced... ...—driving architecture, verification, tapeout readiness, silicon debug, and cross‑discipline integration with architecture, RTL, verification, DFT, and external backend...Permanent employmentFull timeWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shift- ...scientific discovery to powering AI and the technologies people... ...shaping the future. Whether you’re designing next-gen processors, enabling... ...or EPYC™ CPU? Join AMD’s CPU engineering team and help shape the power... ...definition and RTL development through silicon bring...
AMD
Santa Clara, CA2 days ago - ...Synopsys, Inc. in Sunnyvale seeks a Senior RTL-to-GDS Engineer to drive physical design from RTL through tapeout using Fusion Compiler and related tools. You will work... ...script in TCL/Python to automate workflows, apply AI-assisted methods, and collaborate with customers...
$163k - $236k
...Subsystem Development.Drive RTL development, debug... ...s degree in Electrical Engineering, Computer Engineering,... ...of experience with RTL design using Verilog/System Verilog... ..., interconnects, and ASIC methodology.Preferred... ...combines the best of Google AI, Software, and Hardware...WorldwideGoogle
Mountain View, CA2 days ago- ...Position: ASIC Design Engineer (eInfochips) Job Description: Role: Asic Design Engineer Location: Mountain View CA (Remote... ...What we are looking for: Good in understanding RTL Design and Digital concepts Strong experience with EDA tools...Full timeWork at officeRemote work
Arrow Electronics
Mountain View, CA5 days ago - ...discovery to powering AI and the technologies people... ...advanced-node physical design for complex ASIC and SoC products,... ...closely with architecture, RTL, CAD, technology, and product engineering teams, you will help... ...physical verification, and tapeout preparation activities....
Advanced Micro Devices , Inc.
Santa Clara, CA2 days ago $129.3k - $225.3k
...great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-... ...sharing) Intermediate to advanced GenAI proficiency: Using AI tools for SystemVerilog design, validation, optimization, and...RelocationApple
Cupertino, CA1 day ago$138k - $198k
...verification of complex digital design blocks by fully understanding... ...and interacting with design engineers to identify important verification... ...work to shape the future of AI/ML hardware acceleration. You... ...within AI/ML-driven systems.As an ASIC Design Verification Engineer,...WorldwideGoogle
Sunnyvale, CA1 day ago$163k - $236k
Verify RTL implementations against high-level architectural reference... ...(RNM) or SystemVerilog-AMS.Design, implement, and maintain... ...Bachelor's degree in Electrical Engineering, Computer Engineering, or a related... ...work to shape the future of AI/ML hardware acceleration. You...WorldwideGoogle
Sunnyvale, CA3 days ago$100k
...industry on cutting-edge AI technology,... ...seeking a talented Physical Design Engineer to implement high-performance... ...flow from synthesis to tapeout, working alongside... ...deep expertise in SOC/ASIC physical design and a track... ...implementation techniques and close RTL collaboration.Strong...Permanent employmentTenstorrent
Santa Clara, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to RTL Design Engineer, AI ASICs & Tapeout. Be the first to apply!
Related searches
- senior software design engineer Palo Alto, CA
- product design engineer Palo Alto, CA
- senior manager product engineering Palo Alto, CA
- design engineer Palo Alto, CA
- data center design engineer Palo Alto, CA
- physical design engineer Palo Alto, CA
- product engineer Palo Alto, CA
- layout design engineer
- entry level asic design engineer
- embedded design engineer