Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC/SoC Design Engineer (Verilog, UVM)

AMD

AMD, via its Xilinx subsidiary, seeks a Sr Silicon Design Engineer to advance verification of ASIC/SOC components. The role covers architecture, logic design, and verification using UVM in SystemVerilog, with emphasis on PCIe/AXI protocols and Python tooling. The candidate should have a Master’s degree and strong experience in Verilog/VHDL, SystemVerilog, and ASIC design tools, operating in Unix/Linux environments. #J-18808-Ljbffr AMD

Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC/SoC Design Engineer (Verilog, UVM) in San Jose, CA vacancy
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer - DFX!NVIDIA has continuously reinvented itself over...  ...of DFT IPs for our next-generation SoC products. You’ll help drive...  ...architecture and RTL development using Verilog. (UVM experience is a plus.)Deep expertise... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding...  ...in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage... 
    Senior
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    21 hours ago
  • $136k - $218.5k

     ...group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...collaborates with the front design team to understand the...  ...information to GPU, CPU and SOC verification team, timing and...  ...teams.Experience in RTL design (Verilog), verification and logic synthesis... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer...  ...and implement the world’s leading SoC's and GPU's. This position offers...  ...Computer Architecture.Experience in Verilog, System Verilog or similar HVLExperience... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    21 hours ago
  • $168k - $264.5k

    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to...  ...micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...in the microarchitectural design and RTL implementation of Adaptive SoC and FPGA configuration...  ...coverage.Work closely with test engineers to implement design-for-...  ...experiences in ASIC design.Knowledge of industry...  ...AXI-S/APB)Experienced with Verilog, System Verilog, SystemVerilog... 

    AMD

    San Jose, CA
    4 days ago
  • $168k - $264.5k

    NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team,...  ...micro-architecture and RTL development (Verilog) in complex designs.Deep understanding... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    3 days ago
  • Qualcomm Atheros, Inc. is seeking an experienced ASIC engineer to independently plan and execute digital architecture, Verilog RTL coding, and verification for next-generation wireless and wired SoCs. You will design, verify, and deliver complex ASICs through functional... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $146.72k - $190.1k

     ...Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This...  ...responsibility for the digital architecture, design, Verilog RTL coding, implementation, and...  ...subsystems for integration into SoC’s (System on Chip) for mobile... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • A tech company specializing in semiconductor solutions is hiring a Senior SoC RTL Design Engineer in San Jose, California. The role involves leading RTL development and ensuring smooth integration of subsystems and IP components. Candidates should have over 7 years of... 
    Senior
    Relocation package

    Gyga Force

    San Jose, CA
    2 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on...  ...test planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is...  ...more, and work quickly. As an ASIC Design Verification Engineer, you will play a critical role in developing...  ...experience in System Verilog and UVM.Experience with ASIC design and verification... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting...  ...work at the forefront of technology, integrating advanced ASICs, and partnering with experts in ASIC design, Physical... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $136k - $218.5k

     ...Cache Coherent Interconnects Design Team, you will be responsible...  ...Master’s Degree in Electrical Engineering, Computer Engineering or Computer...  .../core design is desirable.Verilog expertise is preferred as is a deep understanding of ASIC design flow including RTL design... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you...  ...design of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level,... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...EXPERIENCE: Experience with C/C++ Experience with Verilog, System Verilog, and modern verification libraries like UVM 10+ years of ASIC design verification experience Experience /...  ...Collaborate with architects, hardware engineers, and firmware engineers to understand the... 
    Senior

    Infobahn Softworld Inc

    Santa Clara, CA
    4 days ago
  • $167.7k - $245.2k

     ...Because full product development—from design to qualification to production—is...  ...architecture specification reviews.Implement Verilog RTL to meet timing, performance, and...  ...’s degree in Electrical or Computer engineering and 7+ years of ASIC Design related experience, or Master’... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) - MTVCompany:The Boeing CompanyBoeing...  ...of the most complex SoCs in the world. We...  ...Polymorphism, and leverage UVM to create drivers,...  ...verification languages: System Verilog, System Verilog... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    16 hours ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration...  ...should have over 5 years in digital design with strong Verilog/System-Verilog skills and educational background in... 
    Senior

    Retym Israel Ltd

    Cupertino, CA
    2 days ago
  • $150k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...quality of life. We are seeking a Senior ASIC Design Engineer to join our processor subsystem team,...  ...components · Collaborate with SoC architects to translate subsystem requirements... 
    Senior
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    2 days ago
  • $167.7k - $245.2k

     ...full product development—from design to qualification to production...  ...ImpactSet vision and strategy for ASIC verification methodology and...  ....Experience in System Verilog, UVM, and verification methodologies...  ...multiple protocols and large-scale SoC architectures.Experience with... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • NVIDIA AI is seeking engineers to develop software and tools that automate SoC design and build flows, boosting ASIC engineering efficiency. You will collaborate with design and...  ...development experience, and proficiency in Verilog, SystemVerilog, and languages such as C++... 
    Senior

    NVIDIA AI

    Santa Clara, CA
    4 days ago
  •  ...across a multi-site, global engineering organization, you will drive...  ...are passionate about digital design and advanced verification methodologies...  ..., and tests using System Verilog and UVMDebug RTL and Gate...  ...Verilog, system Verilog and UVM is a mustStrong understanding... 

    AMD

    San Jose, CA
    1 day ago
  • $165k - $241.4k

     ...team provides a unique experience for ASIC engineers by combining the resources offered by...  ...provide.Your Impact Participate in the ASIC design verification for Cisco high-end...  ...experience.Prior experience in System Verilog and UVM.Experience with ASIC design and verification... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $214.1k - $309.8k

     ...solutions for data centers by designing some of the most complex...  ...the world!Your Impact:As an ASIC Design Verification Leader,...  ...experience with Verilog, SystemVerilog, and UVM within the last 2-3 years.Prior...  ...verification for a complete SOC or ASIC is a plusExperience... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  •  ...You will contribute to the ASIC (chip) design for high-performance network...  ...Physical Design teams, and product engineers to achieve first pass...  ...successful candidate will work with senior silicon design engineers....  ..., and SystemVerilog/Verilog RTL designACADEMIC CREDENTIALS... 
    Senior

    AMD

    Santa Clara, CA
    2 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation...  ....)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL /...  .../ UALink, High-Speed SoC DesignPosition OverviewAs a Sr...  ...delivery of high-performance ASICs that power industry-leading products... 

    CyberCoders

    Santa Clara, CA
    21 hours ago
  • $141.91k - $200.34k

     ...:Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within Intel Foundry as part of the X-Chip SoC Full-Chip Integration team. This team plays...  ...Experience:Master's degree in electrical engineering or related field with minimum of 5 years... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $163k - $236k

     ...verification of complex digital design blocks by understanding...  ...with design engineers to identify important verification...  ...SystemVerilog and UVM.Identify and write all...  ...SystemVerilog/UVM for ASICs.Preferred...  ...Experience with three or more SoC projects/cycles and verifying... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $100k - $166.75k

     ...015202 We are now looking for a SoC ASIC Verification Engineer New Grad ! NVIDIA is seeking to hire...  ...CPU. Work with architects, RTL designers, FPGA, emulation engineers to...  ...C++, Object Oriented Programming, UVM, System Verilog. Exceptional analytical skills... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC/SoC Design Engineer (Verilog, UVM). Be the first to apply!