Physical Design Engineer
$107.4k - $161.2kQualcomm
Company:
Qualcomm Technologies, Inc. Job Area:
Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Minimum Qualifications:
• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field. Preferred Qualifications:
• Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
• 3+ years of ASIC design, verification, validation, integration, or related work experience.
• 2+ years of experience with architecture and design tools.
• 2+ years of experience with scripting tools and programming languages.
• 2+ years of experience with design verification methods.
Principal Duties & Responsibilities:
• Applies ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
• Creates architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
• Collaborates across teams (e.g., software architecture, hardware architecture) to develop and execute an implementation strategy that meets system requirements and customer needs.
• Evaluates all aspects of process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
• Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of an individual block/SoC or IC Package.
• Writes detailed technical documentation for EDA/IP/ASIC projects. Level of Responsibility:
• Works independently with minimal supervision.
• Decision-making may affect work beyond immediate work group.
• Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.
• Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
• Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail View email address on click.appcast.io or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits :
$107,400.00 - $161,200.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link. If you would like more information about this role, please contact Qualcomm Careers.
Qualcomm Technologies, Inc. Job Area:
Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Minimum Qualifications:
• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field. Preferred Qualifications:
• Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
• 3+ years of ASIC design, verification, validation, integration, or related work experience.
• 2+ years of experience with architecture and design tools.
• 2+ years of experience with scripting tools and programming languages.
• 2+ years of experience with design verification methods.
Principal Duties & Responsibilities:
• Applies ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
• Creates architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
• Collaborates across teams (e.g., software architecture, hardware architecture) to develop and execute an implementation strategy that meets system requirements and customer needs.
• Evaluates all aspects of process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
• Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable architecture and design of an individual block/SoC or IC Package.
• Writes detailed technical documentation for EDA/IP/ASIC projects. Level of Responsibility:
• Works independently with minimal supervision.
• Decision-making may affect work beyond immediate work group.
• Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.
• Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
• Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail View email address on click.appcast.io or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and Other Compensation & Benefits :
$107,400.00 - $161,200.00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link. If you would like more information about this role, please contact Qualcomm Careers.
Vacancy posted 7 hours ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer in Santa Clara, CA vacancy
$140k - $156k
...Applications Our solutions make cameras smarter by extracting valuable data from high-resolution video streams. The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks...SuggestedFull time$60k - $148.5k
...Job Title: Physical Design Engineer City: Sunnyvale State/Province: California Posting Start Date: 5/28/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building...SuggestedMinimum wageLocal area$147.4k - $272.1k
...CPU Physical Design Engineer Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish...SuggestedRelocation$100k
...Physical Design Engineer Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software...Suggested$100k
...hard problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full‑chip signoff and ensure manufacturable, high‑quality silicon across advanced technology nodes. You’ll...SuggestedPermanent employment$75k - $275k
...next generation of compute platforms for Physical AI. As AI moves beyond the datacenter... ...assembling a team of exceptional architects and engineers to rethink how AI, sensing, memory, and... .... The Role We are looking for talented Design Verification Engineers to help verify...Flexible hours- Advanced Micro Devices is looking for a Principal CAD PCB Physical Design Engineer in Santa Clara, California. This senior-level role involves PCB physical design for high-speed and high-power products. The candidate should excel in cross-functional collaboration and possess...
$181.1k - $318.4k
...part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance... ...devices. This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible...Temporary workRelocation- A leading technology company in Sunnyvale is seeking a SoC Physical Design Engineer. Candidates should have a minimum of a BS degree and over 3 years of industry experience, focusing on partition-level P&R implementation. Responsibilities include working alongside the...
$100k
...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is looking for seasoned Physical Design Flow Engineers to develop implementation flows and methodologies for high‑performance, low‑power designs on advanced technology nodes,...Permanent employment- A leading technology firm in Santa Clara seeks an experienced engineer for GPU physical design. This role involves collaborating with teams to drive physical implementation, resolving design issues, and optimizing performance. The ideal candidate has over 10 years of experience...
$141.8k - $258.6k
Apple Inc. in Santa Clara, California is seeking a Physical Design Engineer to join their Digital Design Engineering group. In this role, you will validate library EDA views and manage RTL to GDS steps such as physical synthesis and timing optimization. Candidates should...$155k - $185k
United States Digital Space LLC is looking for a Physical Design Engineer II in Sunnyvale, California. The role involves developing cutting-edge ASICs and collaborating with cross-disciplinary teams to maximize the performance of the Starlink network. Candidates should...$230k - $280k
About The Role As a member of our tight knit physical design team, you will be working on the design and analysis of 3D integrated products. This role involves a combination of traditional ASIC/SoC physical design skills, packaging, power, clock and cooling analysis. You...$181.1k - $318.4k
CPU Physical Design Methodology and Optimization Engineer Santa Clara, California, United States Hardware Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and...Relocation- NVIDIA Corporation in Santa Clara is seeking a skilled engineer for a role focusing on Physical Design and timing analysis of GPUs, CPUs, and SoCs. Candidates should hold a Master's degree in Electrical or Computer Engineering and possess proficiency in Timing and Static...
$141.8k - $258.6k
...for crafting entirely new solutions? As part of our Digital Design Engineering group, you’ll take imaginative and revolutionary ideas and determine... ...as well as work with a team of hardworking engineers. As a Physical Design Engineer, you will be responsible for fully...Relocation$116k - $218.5k
NVIDIA Gruppe is looking for a talented engineer specialized in Physical Design and Timing Analysis. The successful candidate will be integral in driving the design and optimization of GPUs, CPUs, and SoCs, ensuring technical excellence through collaboration with multiple...$181.1k - $318.4k
...Silicon Technologies group, you’ll help design and manufacture our next-generation, high... ...! This role requires a mix of strategic engineering along with hands‑on, technical work. You... .... You will have hands on experience in physical design and large chip integration. Description...Relocation$181.1k - $318.4k
...Silicon Technologies group, you’ll help design and manufacture our next-generation, high... .... This role requires a mix of strategic engineering along with hands-on, technical work. You... .... You will have hands on experience in physical design and large chip integration. Description...Relocation$163k - $237k
Senior Physical Design Flow and Methodology Engineer corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience...Worldwide- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network....
- Responsibilities Responsible for all aspects of physical design and implementation of GPU and other ASICs targeted at the desktop, laptop, workstation, and mobile markets. As a member of a team, establish physical design methodologies, flow automation, chip floorplan, power...
$136k - $218.5k
## Senior Physical Design EngineerApplylocations: US, CA, Santa Claratime type: Full timeposted on: Posted Yesterdayjob requisition id: JR2017826We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself...$170k - $230k
SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates...$136k - $264.5k
NVIDIA Corporation is seeking a Senior Physical Design Engineer located in Santa Clara, California. The successful candidate will drive physical design and timing, partner with mixed signal teams, and perform physical verification checks. Candidates should possess a BS...- United States Digital Space LLC in Sunnyvale is seeking a motivated Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures. You'll be part of a team designing and implementing critical components for the Starlink network...Worldwide
$163k - $237k
Google Inc. in Sunnyvale is seeking a Senior Physical Design Flow and Methodology Engineer to shape AI/ML hardware acceleration. You will drive TPU technology, contributing to innovations loved by millions worldwide, ensuring high-quality results for all ASIC tapeouts....Worldwide$168k - $264.5k
...Come join the team and see how you can make a lasting impact on the world. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best...$155k - $185k
...company is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. PHYSICAL DESIGN ENGINEER II (SILICON ENGINEERING) At the company we’re leveraging our experience in building rockets and spacecraft to deploy...Permanent employmentTemporary workWorldwideWeekend work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Physical Design Engineer. Be the first to apply!
Related searches
- senior product design engineer Santa Clara, CA
- chief design engineer Santa Clara, CA
- new product engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- manufacturing design engineer Santa Clara, CA
- rtl design engineer Santa Clara, CA
- soc design engineer Santa Clara, CA
- product engineering manager Santa Clara, CA
- semiconductor product engineer Santa Clara, CA
- industrial design engineer Santa Clara, CA

