Senior ASIC Timing Engineer, DFT
NVIDIA
DFT Timing Engineer – Overview We are seeking a motivated DFT‑Timing Engineer to join our dynamic team. The role focuses on driving timing analysis and closure for DFT logic across all NVIDIA chips (GPUs/CPUs/DPUs/LPUs/SoCs) at every hierarchical level. Responsibilities Drive timing analysis and closure for DFT logic on all NVIDIA chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full‑chip). Collaborate with PD, DFX, Clocks, and other teams to develop timing closure strategy, timing constraints for custom DFT designs, and drive timing and power convergence. Implement ECOs and continuously improve workflows and designs by introducing automation, resilience, and standardization. Qualifications BS in Electrical or Computer Engineering with 5+ years of experience, or MS with 2+ years of experience (or equivalent). Hands‑on experience in Static Timing Analysis (STA) and driving timing convergence at full‑chip/sub‑chip level in advanced technology nodes. Expertise in analyzing and fixing timing paths through ECOs and in developing timing constraints. In‑depth knowledge of industry‑standard timing convergence tools. Desirable: Understanding of DFT logic and experience with DFT timing closure for various modes (scan, iJTAG, etc.), background in domain‑specific STA and timing convergence (Serdes, Processor, IO, SMVA, etc.), and experience in methodology and/or workflow development. Benefits Base salary range: 136,000USD – 218,500USD for Level3, and 168,000USD – 264,500USD for Level4. Eligibility for equity and additional benefits. EEO Statement NVIDIA is committed to fostering an inclusive work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law. Applications for this job will be accepted at least until June15,2026. #J-18808-Ljbffr NVIDIA Corporation
- ...seeking a candidate in Santa Clara for a role focusing on timing analysis and closure for DFT logic across its chips, including GPUs, CPUs, and SoCs.... ...of 5 years of experience in Electrical or Computer Engineering. You will collaborate across teams to drive timing constraints...Senior
- NVIDIA Corporation is seeking a DFT Timing Engineer in Santa Clara, California. The role involves driving timing analysis and closure for DFT logic across all NVIDIA chips at all hierarchical levels. The ideal candidate will have a BS in Electrical or Computer Engineering...Senior
- United States Digital Space LLC in Sunnyvale is looking for a Sr. ASIC DFT Engineer. You will develop next-generation ASICs to enable... ...position offers competitive pay, full medical benefits, and generous vacation time. #J-18808-Ljbffr United States Digital Space LLCSenior
$142.2k - $213.4k
A leading tech company is seeking a DFT Engineer to work closely with chip architects and designers on mixed signal and digital VLSI designs... .... Ideal candidates will have extensive experience in digital ASIC design, proficiency in Verilog or VHDL, and expertise with Mentor...Senior- SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating...Senior
- SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will...Senior
$136k - $218.5k
...on the world. What you’ll be doing: Drive Timing Analysis and Closure: Lead the timing... ...equivalent experience) in Electrical or Computer Engineering with 5 years’ experience or MS (or... ...equivalence checking/FV. Understanding of DFT logic and experience with DFT timing closure...Senior$135k - $160k
...with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At the company we’re leveraging our experience... ..., diagnosis, and hierarchical test flows. Run and debug non‑timing and SDF annotated gate‑level simulations Create and validate...SeniorPermanent employmentTemporary workWorldwideWeekend work- SPACE EXPLORATION TECHNOLOGIES CORP is seeking a SR. ASIC DFT ENGINEER to develop next-generation ASICs for Starlink, enhancing global internet connectivity. The ideal candidate has a Bachelor’s degree in electrical engineering and at least 5 years of experience in semiconductor...Senior
- NVIDIA Gruppe is seeking a talented engineer to lead timing analysis and closure for advanced GPUs and CPUs. You will collaborate with cross-functional teams to devise timing closure strategies and will leverage your expertise to enhance our innovative projects. The ideal...Senior
$120k - $220k
...of life. We are seeking a Senior Design-for-Test (DFT) Engineer to join our SoC design team. In this... ...scan chain ordering, routing, and test timing • Define and implement memory BIST... ...-for-Test (DFT) for complex digital ASICs or SoCs • Hands-on experience with...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shift$168k - $264.5k
...alongside custom circuit designers to drive timing analysis and closure of custom circuit... ...constraints, timing and power convergence, DFT, as well as ECO implementation. What we... ...equivalent experience) in Electrical or Computer Engineering 6+ years of experience for Masters and 8+...Senior- A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits... ...a strong VLSI background, with responsibilities including timing closure, power optimization, and collaboration with cross-...Senior
- ...A leading aerospace manufacturer seeks a Principal DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and requires over 10 years of ASIC experience and a bachelor's degree in engineering....Senior
- ...Job Description Position: Sr DFT Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Design and implement DFT, including... ...(HSA)/Health Reimbursement Account (HRA) Options ~ Paid Time Off (including sick, holiday, vacation, etc.) ~ Tuition Reimbursement...SeniorFull timeTemporary workWork at officeRemote work
- A pioneering technology firm in Sunnyvale, CA is seeking an ASIC Design Verification Engineer to ensure the functional correctness of high-speed low-power digital integrated circuits. The ideal candidate will have significant experience in ASIC verification, particularly...Senior
- ...located in Mountain View, California, is seeking an experienced DFT Engineer specialized in architecture and verification for SoCs. The... ...related field and have a deep understanding of test methodologies and fault models relevant to ASIC design. #J-18808-Ljbffr Quest GlobalSenior
- Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration...Senior
- NVIDIA Gruppe is looking for a skilled engineer to join their TensorRT Edge-LLM team in Santa Clara, California. The role involves developing... ...framework for large language models and optimizing it for real-time performance on embedded platforms. Candidates should have a...Senior
- ...in Sunnyvale, California, to lead static timing analysis for innovative TPU technology.... ...efforts, ensuring timely sign-off of complex ASICs, and collaborating with cross-functional... ...have a Bachelor's degree in Electrical Engineering or a related field, along with extensive...Senior
- Insilico is seeking an experienced STA Engineer to join their team in Sunnyvale, CA. The ideal candidate should have over 10 years of experience in Static Timing Analysis and demonstrate proficiency with tools such as Synopsys DC and Cadence conformal. Your role will involve...Senior
- NVIDIA Corporation is seeking a Senior Localization Engineer for Autonomous Vehicles in Santa Clara, California. This role involves designing robust solutions for navigation maps and integrating real-time data to enhance autonomous driving capabilities. The candidate should...Senior
- NVIDIA Gruppe in Santa Clara is seeking a Timing Methodology Engineer to optimize performance and reliability across their product portfolio, including consumer graphics and AI applications. The role involves improving sign‑off strategies, collaborating with technology...Senior
- Advanced Micro Devices is seeking a Senior Modeling Engineer to join our team in Santa Clara, CA. In this role, you will develop models for ASIC verification and improve software development acceleration. You will work closely with various engineering teams, bringing deep...Senior
- A leading aerospace company is looking for a Principal DFT Engineer in Sunnyvale, CA, to lead the design and optimization of DFT architectures for advanced ASICs. The role involves collaborating with cross-disciplinary teams and ensuring efficient test methodologies for...
- Google Inc. is seeking a skilled ASIC Design Engineer in Sunnyvale, CA, to develop custom silicon solutions for AI and machine learning hardware acceleration. The ideal candidate has a Bachelor's degree and at least 8 years of experience in silicon design, including RTL...Senior
- Trimble in Sunnyvale, CA is seeking a Senior Embedded Software Engineer to develop high-performance GPS signal recovery software. You’ll join a team... ...be experts in C programming and have experience with real-time software. Comprehensive benefits and a collaborative,...Senior
$153.2k - $229.8k
A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree...Senior$136k - $218.5k
NVIDIA Corporation is hiring a Senior Cell Modeling and Verification Engineer in Santa Clara, California. This role is vital for developing NVIDIA's ASIC products, requiring experience in hardware design methodologies and collaboration with cross-functional teams. The...Senior- General Motors is seeking a Senior System Performance Engineer for its AV System Performance Team. This role involves designing, building, and optimizing... ...collaborate closely with engineering teams to meet real-time performance requirements. The ideal candidate will have...SeniorRemote job
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Timing Engineer, DFT. Be the first to apply!
- senior cloud service delivery manager Santa Clara, CA
- senior business analyst contract Santa Clara, CA
- senior product design engineer Santa Clara, CA
- senior game producer Santa Clara, CA
- senior software manager Santa Clara, CA
- senior manager business analytics Santa Clara, CA
- senior marketing account manager Santa Clara, CA
- senior marketing manager Santa Clara, CA
- sr operations manager Santa Clara, CA
- senior director of development Santa Clara, CA


