Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Manager, ASIC Design

$161.6k - $239.21k

Marvell

About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactAs Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system’s interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI’s Photonic Fabric is the next-generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.The Photonic Fabric is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high bandwidth, low power, and low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute-to-compute and compute-to-memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.This innovation empowers hyperscalers to enhance the efficiency and cost-effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO2 impact. To bolster customer collaborations, Celestial AI is developing a Photonic Fabric ecosystem consisting of tier-1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.What You Can ExpectWe are seeking an experienced Senior Manager, ASIC Design to lead our ASIC chip design team. Reporting to the Senior Director, ASIC Engineering, you will manage a team and oversee the end-to-end design and development of high-performance ASICs, ensuring technical excellence, on-time project delivery, and alignment with company goals.This role demands proven technical expertise in advanced ASIC design flows and leadership in execution, scheduling, cross-functional coordination, and final product delivery.What We're Looking ForBachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience or equivalent professional experience in lieu of a formal degree8+ years of ASIC/SOC digital design experience3+ years of people management experienceExcellent leadership, communication, team building and stakeholder management skillsAbility to coordinate across multiple projects, manage risks and escalations, and work under tight schedules and budget constraintsStrong knowledge across the full ASIC/SOC development cycle from microarchitecture development to tape-out in advanced process technologiesOutstanding technical expertise in microarchitecture development, RTL coding (Verilog/SystemVerilog), synthesis, STA/timing closure, physical design, and verification methodologiesHands on design experience in one or more industry standards/protocol stacks such as CXL, PCIe, HBM, UCIe, UALink etcDemonstrated ability to optimize designs for PPA (power, performance, area) and to integrate major subsystems (interconnect, I/O, memory)Proficiency with front end development tools/methodologies, and scripting for automation and flow integrationExpected Base Pay Range (USD)161,600 - 239,210, $ per annumThe successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.Additional Compensation and Benefit Elements Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at View email address on click.appcast.io Integrity To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.#LI-VM1SummaryLocation: Santa Clara, CAType: Full time

Vacancy posted 14 hours ago
Similar jobs that could be interesting for youBased on the Senior Manager, ASIC Design in Santa Clara, CA vacancy
  • Netpreme is seeking experienced Senior ASIC Designers to lead RTL design across IPs, subsystems, and SOCs for cutting-edge AI/data center applications. The role emphasizes technical leadership, architecture definition, and collaboration across architecture, verification... 
    Senior

    Netpreme

    Santa Clara, CA
    2 days ago
  • $256.05k - $361.48k

    Job Details:Job Description: Directs and manages a team of design verification engineers responsible for Subsystem and SoC design verification. Deploys...  ..., or a related field.Experience:Typically 15+ years in ASIC/SoC design and verification.5-10+ years of experience in... 
    Senior
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    14 hours ago
  • $240k - $333k

     ...functional verification team for portions of TPU designs, developing scalable functional...  ...and UVM.6 years of experience in people management, developing employees.Preferred qualifications...  ...within AI/ML-driven systems.As a Senior Manager, System on a Chip (SoC) Design Verification... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $210.6k - $305.1k

     ...bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $180k - $230k

    Job description: Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engineers with stable work histories, strong customer-facing... 
    Senior

    Affinity Executive Search

    San Jose, CA
    9 hours ago
  • $192k - $278k

    Lead the product direction of AutoCloud's Design Agent, Google Cloud's primary Agent to...  ...experience.8 years of experience in product management or related technical role.3 years of...  ...protocols, and security. We are seeking a Senior Product Manager to strategize, build,... 
    Senior

    Google

    Sunnyvale, CA
    4 days ago
  • $232k - $368k

     ...see how you can make a lasting impact on the world.Silicon Co-Design Group (SCG) is a wide-ranging, multi-functional, integral team...  ..., impactful market disruptions! We are seeking an experienced Senior Manager to lead Product Co-Design and Verification in areas of Speed,... 
    Senior
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    14 hours ago
  •  ...interfaces and robotic instruments and accessories. Industrial Design is a key function at Intuitive that works across multiple...  ...requirements into beautifully designed, high-performance solutions.The Senior Manager, Industrial Design is a strategic design leader responsible... 
    Senior
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    14 hours ago
  • $168k - $258.75k

     ...diverse industries. NVIDIA's Silicon Co-Design Group (SCG) sits at the intersection of architecture...  ...an ownership role.We are looking for a Senior TPM who has left a visible mark on...  ...through tape-out and silicon correlation.Manage schedule headroom and surface resource... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements...  ...advanced LLM in modern data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop and execute... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  • A leading technology company based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key contributor, you will develop micro-architecture specifications and design low-power solutions within... 
    Senior

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $200k

     ...Role Overview We are looking for a Senior Director of CAD & Design Methodology to lead Velaura’s end-to-end ASIC design methodology, engineering infrastructure, and CAD...  ...building scalable design methodologies, managing EDA ecosystems and infrastructure, and leading... 
    Senior
    Full time
    Flexible hours

    Velaura AI

    Santa Clara, CA
    18 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...Responsibility: AMD, Inc., is hiring Sr. Manager Silicon Design Engineering to Develop and...  ...design of deep submicron digital ASICs;ASIC design tools, including synthesis, simulation... 
    Senior
    Full time
    Remote work

    AMD

    Santa Clara, CA
    3 days ago
  •  ...looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration skills. This role requires expertise in ASIC... 
    Senior

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    14 hours ago
  • AMD, Inc. in Santa Clara, CA, is hiring SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems. You will lead architecture, logic design, verification, and documentation for advanced ASIC projects. Collaborate with cross-functional... 
    Senior

    AMD

    Santa Clara, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture, UCIe / Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem... 
    Senior

    CyberCoders

    Santa Clara, CA
    3 days ago
  • Note: This role offers the flexibility to be based in Taiwan or San Jose.Meet the TeamAs Senior Director, Sourcing & Supplier Management - ASIC (Silicon One), this role defines and leads Cisco’s global strategy across Foundry, OSAT and Substrates, supporting Silicon One... 
    Senior
    Full time

    CISCO Systems

    San Jose, CA
    2 days ago
  •  ...Jose, CA area to lead architecture and design of high-speed, high-power networking boards and support ASIC bring-up. This onsite role calls for a senior electrical engineering leader who...  ...speed PCB design, SI/PI and thermal management, and hands-on board bring-up in #J... 
    Senior

    Jobleads-US

    San Jose, CA
    1 day ago
  • $178k - $273k

     ...candidate is expected to report to the office three times per week or other frequency dictated by the business. The Role The Senior Manager, ADAS Design is a strategic design leader responsible for defining and guiding the end to end user experience for GM's advanced driver... 
    Senior
    H1b
    Work at office
    Local area
    Work from home
    Relocation
    Relocation package
    Flexible hours

    General Motors Ventures

    Sunnyvale, CA
    1 day ago
  •  ...DFT Engineer to optimize DFT architectures for next-generation ASICs. The role involves collaboration with cross-disciplinary teams and...  ...implementation, automation of testing processes, and ensuring design readiness. The position offers competitive compensation and a comprehensive... 
    Senior

    SpaceX

    Sunnyvale, CA
    4 days ago
  • Advanced Micro Devices, Inc. in Santa Clara, CA is seeking an SMTS Silicon Design Engineer to research, design, develop, and test ASIC components and systems for semiconductor manufacturing. Lead architecture and logic design, perform timing analysis, verification, and... 
    Senior

    Advanced Micro Devices, Inc.

    Santa Clara, CA
    1 day ago
  •  ...Leo team is seeking a Business Operations Manager to support business and engineering...  ...cross-functional problem solving across design, test, and manufacturing streams. The role...  ...navigating ambiguous environments, coordinating ASIC-related programs, and driving KPIs #J-18... 
    Senior

    Socket.dev

    Sunnyvale, CA
    14 hours ago
  • A technology company in Santa Clara is seeking an adaptive Design Verification Engineer to improve ASIC design verification processes. The ideal candidate has over 10 years of experience and expertise in C/C++, Verilog, and modern verification libraries. Responsibilities... 
    Senior
    Contract work

    Infobahn Softworld Inc

    Santa Clara, CA
    3 days ago
  • $167k - $275k

     ...service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s...  ...their markets. For more information, visit of Role: The Senior Manager / Deputy Director, Processor Design, is responsible for leading... 
    Senior
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    3 days ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 
    Senior

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    4 days ago
  •  ...leading engineering talent provider in Sunnyvale, CA, is seeking an ASIC Power Engineer to enhance power efficiency in custom ASICs for...  ...will have over 10 years of experience in ASIC Power or Physical Design engineering, performing in-depth power analysis and optimization... 
    Senior

    Triple Crown

    Sunnyvale, CA
    14 hours ago
  • SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating... 
    Senior

    Latent AI

    Sunnyvale, CA
    4 days ago
  • QFocus Technologies LLC seeks a Senior DFT Engineer to define, architect, and execute robust Design-for-Test strategies for high-performance SoCs/ASICs. You will collaborate with front-end, physical, verification, and product teams to maximize test coverage and yield. You... 
    Senior

    QFocus Technologies LLC

    Sunnyvale, CA
    14 hours ago
  • $136k - $264.5k

    A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering... 
    Senior

    NVIDIA

    Santa Clara, CA
    4 days ago
  • SpaceX is seeking a Sr. ASIC DFT Engineer to develop advanced ASICs for space and ground infrastructures. This role involves optimizing DFT architectures and collaborating with various engineering teams to enhance the Starlink network's capabilities. Ideal candidates will... 
    Senior

    SpaceX

    Sunnyvale, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Manager, ASIC Design. Be the first to apply!