Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Engineer II (IC)

$87.4k - $165k

Arrow ECS

Position:
Physical Design Engineer II (IC)
Job Description:

What candidate will Be Doing:

  • Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.
  • Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across your blocks.
  • Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with methodology owners.
  • Partner with the design team to proactively identify and address potential physical design challenges, enabling efficient iteration and convergence.
  • Contribute to the refinement of other implementation and physical design methodologies, encompassing synthesis, place and route (PnR), electromigration and IR (EMIR), power delivery network (PDN), and logical equivalence checking (LEC).
  • Troubleshoot flow issues and collaborate with EDA vendors to resolve them as needed.
What we are looking for:
  • Bachelor's degree in electrical engineering, Computer Engineering, Computer Science, or a related technical field, or equivalent practical experience.
  • 7+ years of hands-on experience in physical design and implementation, encompassing synthesis, PnR, timing convergence and physical verification.
  • Proficiency in utilizing Electronic Design Automation (EDA) tools such as Innovus, Tempus, and Quantus, as well as a deep understanding of physical design flows and methodologies.
  • 7+ years of experience in physical design roles and related activities.
  • Proven ability to adhere to tight schedules and implement low-power design techniques.
  • Experience in System-on-Chip (SoC) design and implementation.
  • Expertise in sub-7nm node technologies.
  • Familiarity with industry-standard EDA tools and their capabilities.
  • Strong scripting skills in TCL to develop custom flows and methodologies on standard EDA tools from Cadence/Synopsys.
What's In It for You:
  • At Arrow, we recognize that financial rewards and great benefits are important aspects of an ideal job. That's why we offer competitive financial compensation, including various compensation plans and a solid benefits package.
  • Medical, Dental, Vision Insurance
  • 401k, With Matching Contributions
  • Short-Term/Long-Term Disability Insurance
  • Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
  • Paid Time Off (including sick, holiday, vacation, etc.)
  • Tuition Reimbursement
  • Growth Opportunities
  • And more!

Work Arrangement Fully On-Site: Must be able to travel to an Arrow Client office location as requested by Arrow Client leadership.

Location: Complete On-Site at San Jose, California

About eInfochips:

eInfochips, an Arrow company (Fortune #133), is a leading global provider of product engineering and semiconductor design services. A rich history of over two decades, with over 500+ products developed and 40M deployments in 140 countries, eInfochips continues to fuel technological innovations in multiple verticals. eInfochips has strategic technology partnerships with Qualcomm, NVIDIA, NXP, Analog Devices, Texas Instruments, Amazon, Microsoft and Google to name a few. Along with Arrow's $38B in revenues, 22,000 employees, and 345 locations serving over 80 countries, eInfochips is primed to accelerate connected products innovation for 150,000+ global clients. eInfochips acts as a catalyst to Arrow's Sensor-to-Sunset initiative and offers complete edge-to-cloud capabilities for its clients. Please visit for our portfolio of product engineering services across various industries & verticals.

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy).

Annual Hiring Range/Hourly Rate:

$87,400.00 - $165,000.00

Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and/or skill level. The pay ratio between base pay and target incentive (if applicable) will be finalized at offer.


Location:
US-CA-San Jose, California (eInfochips)

Time Type:
Full time
Job Category:
Engineering Services

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)

All Arrow job postings are for existing job vacancies. We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.

In any materials you submit, you may redact or remove age-identifying information such as age, date of birth, or dates of school attendance or graduation. You will not be penalized for redacting or removing this information.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer II (IC) in San Jose, CA vacancy
  • $100k

     ...contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-...  ...using Synopsys Design Compiler / Fusion Compiler and IC Compiler II.Comfortable in a small, cross-functional physical design... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $125.7k - $203.1k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...to power the future of the digital world. Your Impact As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation... 
    Suggested
    Full time
    Temporary work
    Work experience placement
    Internship
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • Change the world. Love your job.Digital IC Design - Advance Power Solutions (Santa Clara)...  ...execute the full digital flow (RTL to Physical layout) implementing all industry best...  ...Design Verification, Validation, Product Engineering and Test Engineering teams to enable... 
    Suggested
    Local area

    Texas Instruments

    Santa Clara, CA
    6 days ago
  • $129.4k - $207k

     ...)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in Colorado Springs, Colorado. This position involves working... 
    Suggested
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    4 days ago
  •  ...shaping the future. Whether you’re designing next-gen processors, enabling...  .../mixed-signal layout design engineer with supervisory role to join...  ...specifications.Block level physical implementation which includes...  ...design concepts/flows and IC manufacturing processesExperience... 
    Suggested
    Work experience placement
    Remote work

    AMD

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...limits of current EDA. NVIDIA's interposer designs are among the most complex in the...  ...for them is a small group of high-impact engineers who define how that design process works...  ...package design along with interposer and IC physical design.Strong expertise in developing interposer... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...Position Onsite Position - 5 Days Onsite Skill Required: Physical Designing with Innovus tool experience What will you do :...  ...and Methodology Development Collaborating with IC Design RTL Engineers What you will Bring: TCL/PERL Scripting Proficiency... 
    Full time

    AITA Consulting Services, Inc.

    San Jose, CA
    4 days ago
  •  ...Physical Design Engineer Required Skills & Experience- Bachelors with 5-8 years of experience, or Masters with 3-8 years of experience...  ...Layout - Flow and Methodology Development - Collaborating with IC Design RTL Engineers This position offers paid relocation... 
    Work experience placement
    Relocation package
    Flexible hours

    Insight Global

    San Jose, CA
    5 days ago
  • $200k - $260k

     ...Piper Companies is looking for a IC Package Design Engineer to join a cutting-edge start up onsite Monday through Friday near San Jose, CA. The ideal IC Package Design Engineer will lead the physical layout of advanced multi-die substrates that integrate multiple chiplets... 
    Monday to Friday

    Piper Companies

    San Jose, CA
    22 hours ago
  • $213k - $287.5k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose...  .... We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies...  ...industry-standard EDA tools (FC, Calibre, IC Validator)- Perform DRC (Design Rule Checking... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    6 days ago
  • $98k - $202k

     ...foundry providing a unique combination of design, development, and fabrication services...  ...is seeking a Senior Digital IC Design Engineer to develop advanced digital and mixed-signal...  ...designs from architecture and RTL through physical implementation, tapeout, and silicon validation... 
    Full time
    Local area

    Globalfoundries

    Santa Clara, CA
    6 days ago
  • $90 per hour

     ...support the real-time sensor, Physical AI, and control data demands of...  .... We are looking for talented engineers and leaders who have an...  ...and want to drive cutting edge designs from concept to silicon to the...  ...future of mobility. Principal IC Package Design Engineer Summary... 
    Flexible hours

    Ethernovia, Inc.

    San Jose, CA
    22 hours ago
  • $182.36k - $273.2k

     ...role you’ll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in...  ...Processing, Error Correction codes and physical layer protocols through hands on prior experience... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 days ago
  • $150k - $300k

    Job Title: Principle Digital IC Design Engineer Position Type: Full-Time Location: Santa Clara, CA or Raleigh, NC Salary Range / Rate: Base...  ...Backend Execution: Drive the digital design through the entire physical pipeline, including logic synthesis, DFT (Design for Test)... 
    Full time
    Work experience placement

    IntelliPro

    Santa Clara, CA
    3 days ago
  • $232k - $368k

     ...and join us today!NVIDIA's Mixed-Signal Design (MSD) Photonics team is building the...  ...are looking for a Principal Photonics IC Design Engineer to serve as the technical lead owning our...  ...to See:PhD in Electrical Engineering, Physics, Applied Physics, or a closely related... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...GPU Physical Verification Design Engineer Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next‑generation,... 

    Apple Inc.

    Santa Clara, CA
    3 days ago
  •  ...If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is searching for a Digital IC Design Engineer to join the Data Center Solutions Group. This position involves working with the latest technology to continue driving next generation... 
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    4 days ago
  • $100k

     ...We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    5 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    7 days ago
  • $100k

     ...contributors of all seniorities.We’re looking for a Timing Engineer to join our silicon team. In this role, you’ll...  ...and closure for complex, high-performance designs. You’ll collaborate closely with logic, DFT, and physical design teams to debug constraints, optimize... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    7 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete implementation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology, automation strategy, and signoff infrastructure for high-... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer - Power Delivery Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you... 
    Relocation

    Apple Inc.

    San Jose, CA
    3 days ago
  • $200k - $300k

     ...Role Overview We are looking for talented Design Verification Engineers to help verify and deliver Velaura’s next-generation Physical AI SoC. In this role, you will work closely witharchitects, RTL engineers, software engineers, and system teams to verify complexhardware... 
    Flexible hours

    Velaura AI, Inc.

    Santa Clara, CA
    4 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be responsible for the PCB physical design and the technology... 

    AMD

    Santa Clara, CA
    5 days ago
  • $164.47k - $232.19k

     ...the world for the better brings. We work every single day to design and manufacture silicon products that empower people's...  ...us and do something wonderful.The Role and Impact:As a GPU Physical Design Engineer, you will play a critical role in the physical implementation... 
    Full time
    Internship
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs...  ...lead and contribute to advanced-node physical design for complex ASIC and SoC...  ...architecture, RTL, CAD, technology, and product engineering teams, you will help deliver high-... 

    AMD

    Santa Clara, CA
    7 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing.... 
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last...  ....What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Engineer II (IC). Be the first to apply!