Average salary: $226,999 /yearly

More stats
Get new jobs by email
  • $192k - $278k

    ASIC Physical Design Tools, Flows, Methodologies Manager Google Sunnyvale, CA, USA Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience with the register-transfer... 
    Suggested
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  •  ....## ASIC Backend Design ManagerAustin,Texas,United States## Grow with us## Join our Team to find all you need to know about what our typical...  ...programs.**About this opportunity:****Backend Design Engineering Manager — ASIC SoC****Austin, Texas****About the Team** You'll be... 
    Suggested
    Temporary work

    Ericsson

    Austin, TX
    2 days ago
  •  ...A leading telecommunications company in Austin, Texas, is seeking an ASIC Backend Design Manager to lead a team in developing advanced 5G network ASICs. This role involves managing synthesis and backend functions and shaping the team's culture. Ideal candidates will have... 
    Suggested

    Ericsson

    Austin, TX
    2 days ago
  • $151k - $253k

     ...breakthroughs and trusted insights in electronic design, simulation, prototyping, test,...  ...delivered generations of innovation across ASIC and product development, spanning the breadth...  ...are seeking an ASIC Physical Design R&D Manager to lead our ASIC Physical Design team-... 
    Suggested
    Permanent employment
    Immediate start
    Flexible hours

    Keysight Technologies

    Colorado Springs, CO
    4 days ago
  • $250k - $280k

     ...ai to learn more. Position Overview We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro-architecture...  ...Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions. The pay... 
    Suggested
    Full time

    Eridu Corporation

    Saratoga, CA
    23 hours ago
  •  ...environment, where you'll provide technical leadership, mentor engineers, and manage complex R&D projects. Key qualifications include a Master's or Ph.D. in a relevant field, at least 5 years of ASIC development, and strong communication skills. The job offers various... 
    Suggested
    Full time

    Kratos Defense and Security Solutions

    Crane, IN
    2 days ago
  • Teradyne is seeking an Advanced ASIC Physical Design Lead in North Reading, MA. The successful candidate will lead a team to execute RTL-to-GDSII for complex ASICs, ensuring high-quality deliverables. This role requires over 10 years of physical design experience, strong... 
    Suggested

    Teradyne

    North Reading, MA
    23 hours ago
  • $192k - $278k

     ...Inc. in Sunnyvale, CA is looking for a Physical Design Technical Lead to spearhead the physical design implementations...  ...0 years of experience in leading high-complexity ASIC design projects. As part of a dynamic team, you will manage the full design cycle and collaborate with... 
    Suggested
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    23 hours ago
  • $192.3k - $307.6k

    Advanced ASIC Physical Design Lead (Teradyne, North Reading, MA) Date: Apr 16, 2026 Location: North Reading, MA, US We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device... 
    Suggested
    Flexible hours

    Teradyne

    North Reading, MA
    3 days ago
  • Synopsys is seeking an experienced ASIC Digital Design Manager in Sunnyvale, California. You will lead a team focused on USB digital design and architecture, overseeing RTL design execution and mentoring engineers. Ideal candidates have 12+ years of experience with strong... 
    Suggested

    Synopsys

    Sunnyvale, CA
    2 days ago
  • $250k - $280k

    A Silicon Valley hardware startup is seeking a hands-on ASIC Chip Design Lead to manage chip design execution from micro-architecture through integration and timing signoff. This role requires expertise in RTL design and the ability to lead across design teams in a fast... 
    Suggested

    Eridu

    Saratoga, CA
    3 days ago
  • Netpreme is seeking an experienced Senior ASIC Designer to join their Silicon Design Team in Santa Clara, CA. This role involves leading RTL design tasks, optimizing design for performance, power, and area while working on advanced AI-driven products. Candidates must have... 
    Suggested
    Relocation package

    Netpreme

    Santa Clara, CA
    2 days ago
  • You Are: You are an experienced ASIC Digital Design Manager with strong hands‑on expertise in USB digital design and architecture, capable of leading a team while remaining deeply engaged in technical execution. You bring extensive experience defining and implementing RTL... 
    Suggested

    Synopsys Inc

    Sunnyvale, CA
    3 days ago
  • $230.77k - $323.08k

     ...Director - ASIC Design Verification Location: Texas, United States Compensation: $230,773 - 323,082 USD per year Job Tags: Product About...  ...verification expertise with proven leadership in building teams, managing technical risk, and delivering high‑quality silicon in a cross... 
    Suggested
    Temporary work
    Local area

    jobs.frontdoordefense.com - Jobboard

    Wausau, WI
    2 days ago
  • $183k - $389.5k

    A global edge-to-cloud technology company in Sunnyvale is looking for an experienced Distinguished Technologist, ASIC Design Architect. The role involves owning complex ASIC delivery, defining architecture, and leading engineering teams. Ideal candidates should have 15+... 
    Suggested

    Hewlett Packard Enterprise

    Sunnyvale, CA
    23 hours ago
  • $233.93k - $327.51k

     ...requisition is closed. Position Summary We are seeking an experienced ASIC Design Verification Director to lead the verification of advanced...  ..., physical design, FPGA, firmware, validation, and program management teams. Build, lead, and develop high‑performing verification... 
    Temporary work
    Local area

    Blue Origin

    Wausau, WI
    1 day ago
  • $155.5k - $248.7k

    ASIC and Logic Design Engineering Manager (Teradyne, North Reading) Date: Mar 24, 2026 Location: North Reading, MA, US We are the global test and automation specialists, powering next‑generation technologies through sophisticated solutions. Behind every electronic device... 
    Full time
    Contract work
    Remote work
    Flexible hours

    Teradyne

    North Reading, MA
    23 hours ago
  • A leading aerospace company is seeking a Senior ASIC Design Engineer in Los Angeles, CA. In this role, you will lead the design of complex digital IP for advanced space-based communication ASICs, requiring expertise in RTL design and subsystem architecture. You will collaborate... 

    Blue Origin LLC

    Los Angeles, CA
    1 day ago
  • $200k - $230k

     ...encourage you to take a look at these postings from our thriving partner companies About the role: Lead a team delivering complex ASIC designs from specification to tape‑out. Own microarchitecture, RTL implementation, verification, and cross‑functional collaboration to... 

    ThinkIQ

    San Jose, CA
    2 days ago
  •  ...powering Cisco’s core Switching, Routing, and Wireless products. We design networking hardware for enterprises, service providers, the...  ...by designing, developing, and testing some of the most advanced ASICs in the industry. Your Impact Fullchip Floorplan by understanding... 
    Worldwide

    Cisco

    San Jose, CA
    4 days ago
  •  ...A global technology company in North Reading seeks an experienced ASIC and Logic Design Engineering Manager to lead a team in designing and verifying FPGAs for next-generation products. The ideal candidate will have over 12 years of experience in digital FPGA design and... 

    Teradyne

    North Reading, MA
    2 days ago
  •  ...Cisco Systems, Inc. is looking for an experienced Physical Design Engineer in San Jose, California. The ideal candidate will have extensive experience in fullchip floorplanning, especially with cutting-edge 7nm and below technologies. Strong familiarity with EDA tools... 

    Cisco

    San Jose, CA
    2 days ago
  • $183.8k - $263.6k

     ...networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography...  ...to chip architecture definition and discussions. Author design specifications and participate in micro-architecture... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    6 days ago
  • $192k - $278k

    ASIC Design Verification Technical Lead, TPU Google, Sunnyvale, CA, USA In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google's most demanding... 
    Full time

    Google Inc.

    Sunnyvale, CA
    2 days ago
  • $220k - $250k

     ...collaborate towards our shared purpose. About the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands-on design expertise with technical... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago
  • $192k - $278k

    Physical Design Technical Lead, ASIC, TPU corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in Electrical Engineering, Computer...  ..., and 2.5D/3D packaging. Technical leadership experience managing execution schedules, mitigating risks, and driving cross-... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    23 hours ago
  •  ...seeking an Infrastructure Leader to establish and maintain the design infrastructure for their next-generation Satellite communications...  ...abilities. Responsibilities include developing design flows, managing license servers, and collaborating with teams and foundry partners... 

    Blue Origin LLC

    Seattle, WA
    4 days ago
  • Strong hands-on experience with RTL design and micro-architecture Proven experience with full-chip integration and timing closure Led at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff Deep understanding... 
    Full time

    InterSources Inc

    Saratoga, CA
    23 hours ago
  •  ...leading technology company is looking for an experienced technical manager in Sunnyvale to drive the development of custom silicon for AI/...  ..., ensure timely execution, and leverage expertise in design synthesis and verification. A Bachelor's degree in engineering... 
    Remote job
    Worldwide

    Google Inc.

    Sunnyvale, CA
    23 hours ago
  • A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    3 days ago