RISC-V Verification Engineer: Random Test Generator & Assembler
Qualcomm
Qualcomm Technologies, Inc. in California is seeking a software/hardware engineer to contribute to a Python-based random test generation framework and an assembler library that drive a RISC-V CPU design-verification toolchain. The RTG generates JIT-style, simulator-coupled test cases exercising the RVA23.1 ISA, including privileged modes, memory, interrupts and cryptography extensions. You will implement new generation objects for RISC-V extensions, verify encodings, and write themes to improve #J-18808-Ljbffr Qualcomm
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the RISC-V Verification Engineer: Random Test Generator & Assembler in Cupertino, CA vacancy
$167.1k - $250.7k
...Technologies, Inc. Job Area Engineering Group, Engineering Group >... ...contribute to a Python-based random test generation (RTG) framework and its companion assembler library that together form the core of a RISC-V CPU design-verification toolchain. The RTG drives a JIT...SuggestedWork experience placementWork from home- ...Technologies, Inc. in Cupertino seeks a verification engineer to contribute to a Python-based random test generation framework and its assembler library for the RVA23.1 ISA, enabling a... ...vector extensions. You will implement RISC-V extension generation objects, verify encodings...Suggested
- Qualcomm Technologies, Inc. seeks a skilled verification engineer to contribute to a Python-based random test generation framework and a companion assembler library for a RISC-V CPU design-verification toolchain. You will implement new generation objects for extensions,...Suggested
- Qualcomm is seeking a CPU-design verification engineer to contribute to a Python-based random test generation framework and its assembler library, powering a RISC-V ISA verification toolchain. You will help drive a JIT-style generator producing ELF binaries for the RVA2...Suggested
$167.1k - $250.7k
...Inc.## **Job Area:**Engineering Group, Engineering... ...:**As a Design Verification Engineer, you will... ...Develop detailed Test and Coverage plans... ...Architectures, particularly RISC-V* Deep knowledge of... ....* Knowledge of Random Instruction... ...Transactors, and Assembly code.* Experience...SuggestedWork experience placementWork from homeQUALCOMM, Inc.
Santa Clara, CA23 hours ago$167.1k - $250.7k
...Technologies, Inc. Job Area: Engineering Group, Engineering... ...: As a Design Verification Engineer, you will... ...Develop detailed Test and Coverage plans... ..., particularly RISC-V Deep knowledge of... .... Knowledge of Random Instruction Sequencing... ...Transactors, and Assembly code. Experience...Work experience placementWork from home- ...Clara, California is seeking a Design Verification Engineer to validate CPU and SOC micro-architectures... ...ideal candidate will develop detailed test plans and verification methodologies,... ...Applicants should have extensive knowledge of RISC-V architecture and experience leading...
- ...Sr. ASIC Verification Engineer Sunnyvale, CA Artificial... ...multimodal Generative AI inference... ...developing comprehensive test and coverage... ...such as ARM/RISC-V and interconnect... ...including C and assembly diag validation)... ...UVM, Constraint Randomization, Functional Coverage...Work at officeRemote workFlexible hours
Tensordyne
Sunnyvale, CA1 day ago $100k
...developed a high performance RISC-V CPU from scratch, and... ...for a Mid Core Design Verification Engineer to help verify the next generation of high-performance RISC... ...strategies, build robust test environments, and... ...development, constrained-random testing, assertions, and...Permanent employmentTenstorrent
Santa Clara, CA1 day ago$200k - $350k
...for talented Design Verification Engineers to help verify and deliver Velaura's next generation Physical AI SoC. You... ...its verification from test plan through coverage... ...Knowledge of the ARM or RISC-V instruction set... .... Experience with random instruction sequencing...Flexible hoursVelaura
Santa Clara, CA1 day ago$153.5k - $310.5k
## Senior Design Verification EngineerApplylocations: Sunnyvale... ...**Design Verification Engineer** with specialized... ...and constrained-random test cases to achieve functional... ...coverage closure and generate verification sign-off... ...architectures** (ARM, RISC-V, x86) and software-driven...Work experience placementWork at office2 days per weekHewlett Packard Enterprise
Sunnyvale, CA3 days ago- ...low‑power CPU for next‑generation compute workloads. We are seeking Verification Engineers at multiple levels —... ...scope, strategy, and test plans for... ...Generate stimulus in assembly and random instruction sequences... ...modern ISA (x86, ARM, or RISC‑V). Hands‑on functional...
$100k
...high performance RISC-V CPU from scratch,... ...aFront End Design Verification Engineerto help verify... ...unit for our next generation of high-... ...create sophisticated tests, debug complex failures... ...hands-on verification engineer who enjoys digging... ...constrained-random testing, assertions...Permanent employmentTenstorrent
Santa Clara, CA2 days ago- ...Clock Micro-Architect and RTL Design Engineer to pioneer PMU, clocking and... ...strategies for high-performance RISC-V CPU and SoC IP. You will work on highly-configurable hardware generators, collaborating with architecture, verification, and software teams to deliver fast...
$160k - $245k
...Staff Design Verification Engineer Efficient Computer is rethinking... ...help shape the next generation of computing. We... ...and constrained-random verification methodology... ...in Python for test automation, log analysis... ...areas: processors (ARM, RISC-V), interconnects (AMBA...Efficient Computer Service LLC
San Jose, CA4 days ago- ...pioneers who introduced RISC-V to the world, SiFive... ...for a Staff Design Verification Engineer to drive verification... ...beyond executing assigned tests to define strategy,... ...across future core generations. Minimum... ...planning, constrained-random or directed stimulus...Immediate start
- ...founding Senior ASIC Design Verification Engineer, you will own... ...software teams to build test plans that validate... ...testbenches with constrained-random stimulus, compute... ...tests running on RISC-V cores to exercise compute... ...: testbench generation, stimulus creation, regression...Flexible hours
Persimmons, Inc.
San Jose, CA4 days ago $87.4k - $132k
...Position: Design Verification Engineer (eInfochips Inc) Job Description... ...is needed CPU ARM/RISC-V with C knowledge Regression... ...product tapeout & for Test design and development.... ...test benches with constraint random stimulus generation. Architect SoC test FW...Hourly payFull timeTemporary workWork experience placementWork at officeLocal areaNight shiftArrow ECS
San Jose, CA1 day ago- Qualcomm Technologies, Inc. is seeking a Design Verification Engineer in Austin, TX. You will work with CPU and SOC architects to validate micro-architectures, develop verification plans, and build scalable DV environments. You’ll create testbenches, checkers, and coverage...
$231.44k - $282.88k
...the pioneers who introduced RISC-V to the world, SiFive is transforming... ...for a Principal Design Verification Engineer to lead verification... ...Define verification strategy, test plans, closure criteria, assertions... ...directed and constrained-random scenarios that expose corner...Work experience placementSiFive, Inc.
Santa Clara, CA1 day ago$200k - $230k
...experienced Design Verification Lead to drive the functional... ...formed hardware engineering organization. You... ...embedded C and compiler generated trace driven testing) and the leadership... ...Drive constrained-random stimulus development... ...— processors (ARM, RISC-V), interconnects (AMBA...Efficient Computer
San Jose, CA1 day ago$100k
...technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI... ...seniorities.Tenstorrent is looking for a Formal Verification Engineer to help ensure the correctness of our next generation of high-performance RISC-V CPUs and AI compute...Permanent employmentTenstorrent
Santa Clara, CA4 days ago$168k - $264.5k
...is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking... ...compliance.Develop and implement test plans for fabric and interconnect... ....Design and implement constrained-random and directed SystemVerilog testbenches...Full timeNight shiftNvidia
Santa Clara, CA4 days ago$136k - $218.5k
...motivated and creative Senior Verification Engineer to join our Tegra SoC IP... ...the IP that enables the next generation of scalable, high-performance... ...assertions, and constrained-random stimulus. Define, review, and complete verification test plans for coherency protocol...NVIDIA Corporation
Santa Clara, CA14 hours ago- ...products that accelerate next-generation computing experiences—from... ...Infinity Fabric transport layer verification team is looking for a senior pre-silicon verification engineer to help verify our... ...including directed and constrained‑random testing using SystemVerilog and...
AMD
Santa Clara, CA2 days ago $106.6k - $198k
...workforce to fuel the next generation. And we’re reimagining... ...for you. The Systems Engineer will:• Perform Multi... ...requirements changes and verification baseline• Coordinate changes... ...transition for R&V from the Missile Defense... ..., design, fabrication, test, installation, operation...Full timeTemporary workWork experience placementCasual workFlexible hoursLockheed Martin
Sunnyvale, CA1 day ago$195k - $265k
...and has a world-class engineering team with decades of experience... .... Specialized Verification Strategy: Develop... ...verification infrastructure and test cases for ASICs in the... ..., constrained random verification and test‑... ...impact the next generation of AI infrastructure solutions...Eridu Corporation
Saratoga, CA3 days ago- ...Verification Engineer • Develop verification environments, reference models... ...verification capabilities for stimulus generation, regression triage, and... ...blocks and subsystems, from test plan through sign-off. •... ..., including constrained-random simulation, formal analysis,...Night shift
Advanced Technology Innovation
Cupertino, CA4 days ago $160k - $220k
...Senior/Staff Vehicle Reliability Engineer. In this role you will develop vehicle and hardware tests and validation plans focusing... ...Interpret test data and generate reports to provide feedback to... ...cross-functional teams Design, assemble, operate and maintain test equipment...Odd jobWork at officeGatik AI
Santa Clara, CA1 day ago- ...products that accelerate next-generation computing experiences—from... ...seeking a high‑impact Design Verification Engineer with strong technical depth,... ...‑level verification.Drive test plan creation, feature mapping... ..., coverage, and constrained‑random methodologiesStrong debug...
AMD
Santa Clara, CA5 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to RISC-V Verification Engineer: Random Test Generator & Assembler. Be the first to apply!
Related searches
- validation consultant Cupertino, CA
- senior design verification engineer Cupertino, CA
- verification engineer Cupertino, CA
- computer system validation engineer Cupertino, CA
- design verification engineer Cupertino, CA
- verification & validation engineer Cupertino, CA
- validation engineer Cupertino, CA
- validation specialist Cupertino, CA
- validation officer
- software verification engineer