RISC-V Verification Engineer - Python & ISA Tooling
Qualcomm
Qualcomm is seeking a CPU-design verification engineer to contribute to a Python-based random test generation framework and its assembler library, powering a RISC-V ISA verification toolchain. You will help drive a JIT-style generator producing ELF binaries for the RVA23.1 ISA, including privileged modes, virtual memory, and interrupts. You will work with ISS and RTL teams to triage failures, craft regression scenarios, and refine constraint logic across register allocation and address-space #J-18808-Ljbffr Qualcomm
Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the RISC-V Verification Engineer - Python & ISA Tooling in Cupertino, CA vacancy
- ...Technologies, Inc. in Cupertino seeks a verification engineer to contribute to a Python-based random test generation... ...assembler library for the RVA23.1 ISA, enabling a JIT-style simulator that... ...vector extensions. You will implement RISC-V extension generation objects,...Suggested
$167.1k - $250.7k
...Technologies, Inc.## **Job Area:**Engineering Group, Engineering Group CPU... ...Summary:**As a Design Verification Engineer, you will work with... ...Architectures, particularly RISC-V* Deep knowledge of Micro-Processor... ...Methodologies and Tools such as Simulators, Coverage...SuggestedWork experience placementWork from homeQUALCOMM, Inc.
Santa Clara, CA1 day ago- ...California is seeking a software/hardware engineer to contribute to a Python-based random test generation... ...assembler library that drive a RISC-V CPU design-verification toolchain. The RTG generates JIT-... ...cases exercising the RVA23.1 ISA, including privileged modes, memory...Suggested
- ...Technologies, Inc. seeks a skilled verification engineer to contribute to a Python-based random test generation framework... ...companion assembler library for a RISC-V CPU design-verification toolchain.... ...-level accuracy, aligning with the ISA spec. You will work with the...Suggested
$167.1k - $250.7k
...Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU... ...General Summary: As a Design Verification Engineer, you will work with... ...Architectures, particularly RISC-V Deep knowledge of Micro-Processor... ...Methodologies and Tools such as Simulators, Coverage...SuggestedWork experience placementWork from home- ...technology company in Santa Clara, California is seeking a Design Verification Engineer to validate CPU and SOC micro-architectures. The ideal... ...readiness standards. Applicants should have extensive knowledge of RISC-V architecture and experience leading verification teams. This...
$100k
...developed a high performance RISC-V CPU from scratch, and share a... ...V AI / HPC & Agentic Software Engineering Lead, you will operate at the... ...memory systems, and developer tools required for goal-driven AI systems... ...of RISC-V architecture (ISA, extensions, micro-architectural...Permanent employmentTenstorrent
Santa Clara, CA6 days ago$175.6k - $263.4k
...Technologies, Inc.Job Area:Engineering Group, Engineering... ...will contribute to a Python-based random test... ...together form the core of a RISC-V CPU design-verification toolchain. The RTG... ...the RVA23.1 ISA — including privileged... ...that the RTG and other tools consume. What You'll...Work experience placementWork from homeQUALCOMM, Inc.
Cupertino, CA5 days ago$167.1k - $250.7k
...will contribute to a Python-based random test generation... ...form the core of a RISC-V CPU design-verification toolchain. The RTG... ...the RVA23.1 ISA — including privileged... ...that the RTG and other tools consume. What You'... ...and RTL verification engineers to triage failures, add...Work experience placementWork from homeQUALCOMM, Inc.
Cupertino, CA1 day ago$167.1k - $250.7k
...Technologies, Inc. Job Area: Engineering Group, Engineering... ...will contribute to a Python-based random test... ...form the core of a RISC-V CPU design-verification toolchain. The RTG... ...exercising the RVA23.1 ISA - including... ...that the RTG and other tools consume. What You’...Work experience placementWork from homeQualcomm
Cupertino, CA1 day ago$50 - $70 per hour
...high performance RISC-V CPU from scratch,... ...later Implementation Engineer: Translate CPU... ...improvements. Design Verification: Verify high-... ...RISC-V CPUs across ISA and microarchitecture... ...to learn new tools and work in an on‑... ...Assembly, C/C++, Python, or Perl. Design...Permanent employmentWork experience placementSummer workInternship$100k
...developed a high performance RISC-V CPU from scratch, and share a... ...We are looking for a talented engineer to build and run the performance... ...systems you build.Enjoys building tools and optimizing workflows so... ...hardware platforms.Skilled in Python and shell scripting, with...Permanent employmentTenstorrent
Santa Clara, CA4 days ago- ...workloads. We are seeking Verification Engineers at multiple levels — from... ...understanding of at least one modern ISA (x86, ARM, or RISC‑V). Hands‑on functional... ...a scripting language (Python; Perl a plus). Experience... ...intelligence (AI) tools to support parts of the hiring...
$167.1k - $250.7k
...Architecture and RTL Design Engineer (RISC-V)Santa Clara, California, United... ...timing goals.* Functional verification support. Help the design... ...simulators and waveform debugging tools* Knowledge of logic design... ...language such as Perl or Python**Minimum Qualifications:**•...Work experience placementWork from homeQualcomm
Santa Clara, CA1 day ago- Qualcomm Technologies, Inc. is seeking a Design Verification Engineer in Austin, TX. You will work with CPU and SOC architects to validate micro-architectures, develop verification plans, and build scalable DV environments. You’ll create testbenches, checkers, and coverage...
$100k
...developed a high performance RISC-V CPU from scratch, and share... ...Tenstorrent is looking for a Formal Verification Engineer to help ensure the... ...verification methodologies and tools, including property checking... ...and scripting skills in Python, Tcl, C/C++, or similar, with...Permanent employmentTenstorrent
Santa Clara, CA5 days ago$100k
...have developed a high performance RISC-V CPU from scratch, and share a passion... ...is looking for a Mid Core Design Verification Engineer to help verify the next generation... ...waveforms and common simulation/debug tools.Strong C/C++ or Python skills and the ability to work...Permanent employmentTenstorrent
Santa Clara, CA2 days ago$100k
...developed a high performance RISC-V CPU from scratch, and share... ...seeking a SoC Physical Design Verification Engineer to drive full-chip signoff... ...using standard industry PV tools, and collaborate across RTL,... ...challenges.Scripting proficiency in Python and TCL for automation and...Permanent employmentTenstorrent
Santa Clara, CA5 days ago- ...Sr. ASIC Verification Engineer Sunnyvale, CA Artificial intelligence (AI... ...tests using object-oriented tools, in particular SystemVerilog... ...of embedded CPUs such as ARM/RISC-V and interconnect subsystem (... ...) ~ Scripting experience (Python, Perl, TCL, shell...Work at officeRemote workFlexible hours
Tensordyne
Sunnyvale, CA2 days ago - ...Reset/Clock Micro-Architect and RTL Design Engineer to pioneer PMU, clocking and power strategies for high-performance RISC-V CPU and SoC IP. You will work on highly-configurable... ..., collaborating with architecture, verification, and software teams to deliver fast,...
$136k - $218.5k
...on the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify, integrate, and deliver... ..., Xcelium, or similar.Strong programming skills in Python, Perl, or another scripting/systems programming...Full timeNvidia
Santa Clara, CA6 days ago- ...Design Verification Engineer We are seeking a talented and experienced Design Verification... ...~ Experience in EDA tools and scripting (Python, Perl, Shell) used to build tools and... ...Experience with verification of ARM/RISC-V based sub-systems or SoCs...
Abode Techzone LLC
Sunnyvale, CA5 days ago $153.5k - $310.5k
## Senior Design Verification EngineerApplylocations: Sunnyvale... ...**Design Verification Engineer** with specialized... ...platform debug tools.* Develop and maintain... ...scripting languages such as **Python**, **Perl**, or **TCL*... ...architectures** (ARM, RISC-V, x86) and software-...Work experience placementWork at office2 days per weekHewlett Packard Enterprise
Sunnyvale, CA4 days ago$100k
...developed a high performance RISC-V CPU from scratch, and... ...for aFront End Design Verification Engineerto help verify... ...hands-on verification engineer who enjoys digging into... ...simulation/debug tools.Strong programming skills in C/C++ and/or Python, with the ability to collaborate...Permanent employmentTenstorrent
Santa Clara, CA3 days ago$200k - $300k
...We are looking for talented Design Verification Engineers to help verify and deliver Velaura's next... ...flows for CPU based SoCs such as ARM or RISC-V. Verify boot flows, root of trust, security... ..., with hands on use of CDC and RDC tools. ~ Experience with low power...Flexible hoursVelaura
Santa Clara, CA1 day ago- Pure Storage is seeking a Senior Software Engineer for the Hyperscale Line of Business. You will build and productize shared tooling that improves developer velocity, focusing on Python and C++ workflows in a fast-moving engineering environment. You will prototype with...Work at office
- ...innovative and highly motivated Design Verification Engineer to join our growing team and help redefine... ...developing and deploying LLM-powered tools, AI agents, and automated workflows... ...EXPERIENCE: Programming: Proficiency in Python, C/C++, or Object-Oriented Perl.Core Concepts...
AMD
San Jose, CA4 days ago $106.6k - $198k
...'s built for you. The Systems Engineer will:• Perform Multi level requirement... ...for requirements changes and verification baseline• Coordinate changes... ...the upcoming transition for R&V from the Missile Defense... ...another requirements management tool.• Ability to obtain and...Full timeTemporary workWork experience placementCasual workFlexible hoursLockheed Martin
Sunnyvale, CA2 days ago$231.44k - $282.88k
...SiFive As the pioneers who introduced RISC-V to the world, SiFive is transforming the... ...SiFive is looking for a Principal Design Verification Engineer to lead verification strategy and... ...software, scripting, and automation skills in Python or similar languages for scalable DV...Work experience placementSiFive, Inc.
Santa Clara, CA1 day ago$200k - $230k
...an experienced Design Verification Lead to drive the functional... ...newly formed hardware engineering organization. You will... ...with specialist tools and teams Debug complex... ...— processors (ARM, RISC-V), interconnects (AMBA... ...Automation: Proficiency in Python, Perl, or Tcl for test...Efficient Computer
San Jose, CA1 day ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to RISC-V Verification Engineer - Python & ISA Tooling. Be the first to apply!
Related searches
- validation consultant Cupertino, CA
- senior design verification engineer Cupertino, CA
- verification engineer Cupertino, CA
- computer system validation engineer Cupertino, CA
- design verification engineer Cupertino, CA
- verification & validation engineer Cupertino, CA
- validation engineer Cupertino, CA
- validation specialist Cupertino, CA
- python data scientist (contract) Cupertino, CA
- junior python remote Cupertino, CA