Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Package Design Methodology Engineer

$136k - $218.5k

NVIDIA

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems grow more complex, NVIDIA's multi-die packages have become some of the most challenging engineered products, connecting dozens of chiplets across substrates, interposers, and heterogeneous interfaces. The engineers who build the automation infrastructure for these packages don't just write software — they directly determine whether NVIDIA can tape out on schedule and at scale. This role is a rare opportunity to craft production-grade EDA tooling that operates at the bleeding edge of packaging technology, where no commercial solution exists yet and the problems you solve become the new industry baseline. If you want develop design flows for NVIDIA's next-generation AI and HPC platform packages, this is that job.What you'll be doing:Work with world-class engineers to design and implement VLSI tools for silicon and substrate design.Develop applications to enable project engineers with an emphasis on maintainability and ease of use.Develop flows/tools and methodologies to construct, analyze, and validate package designs at many different stages in the production flow.Optimize the daily workflows of the world's top package designers.What we need to see:BS in Computer Science, Electrical Engineering, or a related field (or equivalent experience), and 5+ years of flow and methodology development experience building flows for package design used by engineering teams at scale.Good programming fundamentals in Python and/or C++, including proficiency with data structures, algorithms, object-oriented design, and code quality practices.Demonstrated experience applying AI/ML techniques in engineering workflows — this could include using LLMs for code generation and debugging, building ML-assisted design analysis tools, or integrating AI-assisted flows into EDA environments.Strong understanding of electrical engineering fundamentals relevant to VLSI package design (signal integrity, power delivery, parasitic extraction, or equivalent).Ways to stand out from the crowd:Good understanding of VLSI package design along with interposer and IC physical design.Strong expertise in developing package design flows and methodologies.NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you.Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until July 31, 2026.This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa Clara; US, TX, Austin; US, CA, RemoteType: Full time

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Package Design Methodology Engineer in Santa Clara, CA vacancy
  • $141.91k - $200.34k

     ...Description: About the RoleJoin the Design Technology Platform (DTP)...  ...of physical design methodologies and drive full-chip SoC integration...  ...a complete and competitive package of benefits employees and...  ...Master's degree in electrical engineering or related field with... 
    Suggested
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    8 hours ago
  • $152.5k - $219.2k

     ...full product development—from design to qualification to...  ...development of complex ASIC package designs from early planning...  ...within a highly collaborative engineering environment.Responsibilities...  ...and improving package design methodologies, flows, and best practices.•... 
    Suggested
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    3 days ago
  • $163k - $237k

    Develop physical package substrate design of large form-factor package for ML high-performance computers...  ...(HPCs).Develop and implement the methodology and CAD flow for efficient substrate...  ...(SI/PI), thermal, and mechanical engineering teams to refine and optimize product... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $192k - $279k

     ...implement next generation Physical Design EDA CAD tool workflows for...  ...to implement tools and methodologies for physical design in leading...  ...'s degree in Electrical Engineering, Computer Engineering, Computer...  ...Familiarity with 2.5D/3D IC packaging and proficiency with... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    8 hours ago
  • $168k - $264.5k

     ...join the team and see how you can make a lasting impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best high speed... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products - Datacenter AI, HPC, Networking,... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    4 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 

    AMD

    San Jose, CA
    3 days ago
  • $191.53k - $286.9k

     ...above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your ImpactPhotonic Fabric Systems Packaging design team drives advanced packaging and system validation design solutions for Photonic Fabric Business unit.What You Can... 
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  •  ...delivered for millions of patients worldwide.We’re a team of engineers, clinicians, and innovators united by one purpose: to make...  ...Job DescriptionPrimary Function of PositionThe Medical Device Packaging Design Engineer is a critical engineering role responsible for the... 
    For subcontractor
    Local area
    Worldwide
    Flexible hours

    Intuitive Surgical

    Sunnyvale, CA
    3 days ago
  • $147k - $202.5k

     ...global leader in materials engineering solutions used to produce virtually...  ...display in the world. We design, build and service cutting-...  ...advanced techniques and methodologies to characterize hardware-process...  ...to a comprehensive benefits package, candidates may be eligible... 
    Full time

    Applied Materials

    Santa Clara, CA
    4 days ago
  • $158.6k - $317.8k

     ...infrastructure technology, designing advanced chip solutions that...  .... With a strong focus on engineering excellence, cutting-edge research...  ...expertise in verification methodologies, strong leadership...  ...0 annually Full benefits package (medical, dental, vision, etc... 
    Full time
    Worldwide

    Inabia Software & Consulting Inc.

    Santa Clara, CA
    1 day ago
  • $2,000 per month

     ...frontier intelligence. We co-design chips, racks, software, and manufacturing...  ...and staffed by leading engineers, Etched is redefining the...  .... As a Physical Design Methodology Engineer, you will architect...  ...Medical, dental, and vision packages with generous premium coverage... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    17 days ago
  • $136k - $218.5k

     ...boundary where architecture, design, firmware, and silicon meet reality...  ...are looking for a hardware engineer who builds the methods, test...  ..., characterization methodologies, and bring-up playbooks that...  ...salaries and a generous benefits package, we are widely considered to... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $192k - $278k

    Drive chip-package-system co-design by performing SI/PI analysis and optimization to involve in the...  ...technology.Develop Power integrity methodology for advanced package technology, and...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science... 
    Worldwide

    Google

    Sunnyvale, CA
    8 hours ago
  • $196k - $310.5k

     ...looking for a Senior Power Integrity Engineer to join our LPU Packaging team!NVIDIA has been transforming...  ...Define best‑in‑class power delivery design and optimization practices from die/...  ...development cycleOwn the PI specification and methodology for assigned products, defining PDN... 
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    4 days ago
  • $196k - $310.5k

     ...intelligence. Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking...  ...DFT Power, Thermal & Voltage Noise Methodology areas.This will include working on...  ...and a comprehensive benefits package. We have some of the most forward-thinking... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $141.91k - $200.34k

     ...Job Description: Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this...  ...in simulation-based verification methodologies UVM/ABV, with exposure to formal verification...  ...offer a total compensation package that ranks among the best in the industry... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $100k

     ...Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and...  ...collaborate across RTL, PD, CAD, and packaging teams to achieve successful tapeouts...  ...LearnAdvanced physical verification methodologies and flow optimization for next-generation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $120k - $192k

     ...:Broadcom is looking for a Silicon Design and Validation Engineer. In this highly visible role, you will...  ...circuitry.Knowledge of development methodologies, design flows including EDA...  ...has a good understanding of advanced packaging (2.5D / 3D) architectures.Highly Desired... 
    Full time
    Local area

    Broadcom

    San Jose, CA
    4 days ago
  • $151k - $251.8k

     ...with us!Role and ResponsibilitiesAs a Design Verification Engineer, you will contribute to the...  ...testbench architecture, and knowledge in methodologies across both block- and top-level environments...  ...one part of our total compensation package and is determined within a range.... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...motivated and self-starting Senior Circuit Design Engineer to join our dynamic and growing team....  ...Familiarity with design-for-test (DFT) methodology.Experience with scripting languages and...  ...salaries and a comprehensive benefits package. As you plan your future, see what we... 
    Full time

    Nvidia

    Santa Clara, CA
    8 hours ago
  • $136k - $218.5k

     ...team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation across silicon, package, board, and platform. This role bridges architecture...  ...take ownership of the Sim-to-Si correlation methodology for noise. You know when a model is lying... 
    Full time
    Live in

    Nvidia

    Santa Clara, CA
    3 days ago
  • $164.47k - $311.89k

     ...About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In...  ...requires strong technical depth in DV methodologies, protocol verification, and memory...  ...ABenefitsWe offer a total compensation package that ranks among the best in the... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $124k - $208.4k

     ...and ResponsibilitiesAs a Senior GPU Design Verification Engineer - GCDV, you will contribute to the verification...  ...blocks by advancing verification methodologies, tools, and automation to improve...  ...one part of our total compensation package and is determined within a range.... 
    Hourly pay
    Full time
    Relocation

    Samsung Semiconductor

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies...  ...advanced verification tools, flows and methodologies.Build and reform world class...  ...competitive salaries and a generous benefits package, NVIDIA is widely considered to be... 
    Full time
    Work experience placement
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $100k

     ...Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks...  ...PPA optimization techniques and methodologies for next-generation chiplet architectures...  ...offers a highly competitive compensation package and benefits, and we are an equal... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $100k

     ....We’re looking for a Timing Engineer to join our silicon team. In...  ...for complex, high-performance designs. You’ll collaborate closely...  ...of developing scripts and methodologies that improve timing closure...  ...highly competitive compensation package and benefits, and we are an... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $122.44k - $232.19k

     ...We work every single day to design and manufacture silicon products...  ..., seeking physical design engineers passionate about innovation...  ...new technologies and methodologies, such as asynchronous design...  ...integration and/or advanced packaging.• Static timing experience with... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $141.91k - $232.19k

     ...'s distinguished team as an SoC Logic Design Engineer. In this role, you will pioneer the development...  ....- Strong understanding of SoC design methodologies, including timing/power convergence...  ...offer a total compensation package that ranks among the best in the industry... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  •  ...cloud, and AI. Whether you’re designing next-gen processors,...  ...highly motivated Silicon Design Engineer. In this role, you will lead...  ...functional reviews with RTL, DFT, package, and foundry teams.Develop...  ...with physical signoff methodologies, including STA, IR drop, electromigration... 

    AMD

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Package Design Methodology Engineer. Be the first to apply!