UVM/ SystemVerilog Design Verification Engineer
Varite Inc
Job Description:
US Tech Solutions is a global staff augmentation firm providing a wide range of talent on-demand and total workforce solutions. To know more about US Tech Solutions, please visit
US Tech Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
- The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as SPI, Ethernet and AXI to driven the internal components and send data.
- As a UVM/ SystemVerilog Design Verification Engineer, you will own functional verification for a custom controller.
- You will develop functional verification infrastructure to ensure functional correctness of a design as well as improve the throughput of the verification effort.
- In this role, you will develop test plans for functional units and subsystems.
- You will analyze coverage from various dimensions and develop monitors and checkers for better quality assurance. In the final stages, you will also run GLS related simulations.
- UVM/python test development for driving VIPs and other stimulus drivers.
- Generation of test components such as monitors, scoreboards and python models.
- Coverage closure and GLS bringup and testing.
- 8 years of experience with verification methodologies and languages such as UVM and SystemVerilog.
- Experience developing and maintaining verification testbenches, test cases, and test environments.
- Experience in all aspects of verification life cycle, specifically, SDF and GLS simulations.
- Experience in ethernet, SPI and AXI is required.
- High proficiency in python would be a plus.
- Knowledge of general-purpose operating systems such as Linux and Android would be a plus.
- Experience in assertions and formal verification is preferred.
- Experience in JTAG is preferred.
- Experience in analog and real number modeling preferred.
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
US Tech Solutions is a global staff augmentation firm providing a wide range of talent on-demand and total workforce solutions. To know more about US Tech Solutions, please visit
US Tech Solutions is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
Vacancy posted 3 days ago
Similar jobs that could be interesting for youBased on the UVM/ SystemVerilog Design Verification Engineer in United States vacancy
- ...Job Description: The Verification Engineer will contribute to the pre-silicon functional verification... ...of verification deliverables within a UVM/SystemVerilog environment. The engineer will collaborate with design, architecture, and validation teams to ensure...SuggestedRemote work
Varite
United States3 days ago - ...PERSON We are seeking a high‑impact MTS Design Verification Engineer with strong technical depth,... ...Testbench Development Develop robust UVM‑based testbench architectures for IP,... ...data‑path IP. Develop high‑quality SystemVerilog components: stimulus generators, agents...Suggested
$138k - $198k
Google Inc. is seeking a Verification Engineer in Mountain View, CA. In this role, you’ll verify complex digital design blocks, utilizing SystemVerilog and UVM to enhance verification environments and ensure functionally correct designs. The qualified candidate will have...Suggested- Correct Designs is looking for a Senior Design Verification Engineer with over 8 years of hardware verification experience, particularly in SystemVerilog and UVM methodologies. The role includes verifying complex design blocks, developing test plans, and requires a solid...SuggestedRemote jobContract work
- microTECH Global Limited is seeking an ASIC Verification Engineer for a 6-month contract, which can be performed remotely. The role requires... ..., knowledge of ASIC/SoC systems, and proficiency in UVM/SystemVerilog-based verification. This position offers the flexibility...SuggestedRemote jobContract workImmediate start
- A technology solutions company in California is seeking a Verification Engineer to write SystemVerilog/UVM testbenches for ASICs and FPGAs. The ideal candidate will have a Bachelor’s degree in a related field and experience with ASIC/FPGA verification. Familiarity with...
- ...is seeking a highly motivated Hardware Verification Engineer in Austin, Texas. In this role, you will verify complex digital designs, especially focusing on DSP and... ...include developing test benches using SystemVerilog and UVM, designing verification plans, and collaborating...
- ...technology firm is seeking an experienced engineer in San Diego to manage the complete verification lifecycle for digital power IPs. The... ...over four years of experience in ASIC design and verification, with proficiency in SystemVerilog and related methodologies. This role...
- A leading semiconductor company in Texas is seeking a Design Verification Engineer to join its team. This role involves planning and executing the... ...using advanced techniques and tools like System Verilog and UVM. The ideal candidate will have a strong background in processor...
- Broadcom Inc. is seeking a Design Verification Engineer in San Jose, California to create and deliver complex switch design verifications. Responsibilities include developing SystemVerilog-based environments and executing rigorous test plans for RTL and gatesim designs....
- PTEC Solutions Inc. is looking for a Verification Engineer in San Jose, California. The ideal candidate... ...least 4 years of experience in pre-silicon design verification and 2 years of hands-on experience with System Verilog and UVM. Responsibilities include building and...
- ...technology company in Austin is seeking an experienced ASIC Verification Engineer to work on system-level IP projects. Candidates should have a... ...verification methodologies, with expertise in System Verilog and UVM. This position offers a competitive salary based on...
- A global technology company in Boxborough, MA is looking for a Design Verification Engineer to join their Infinity Fabric verification team. The role involves developing UVM-based testbenches, working closely with engineering teams on complex processor architectures, and...
- ...We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely... ...internal IP teams. Develop and maintain robust UVM/SystemVerilog-based verification environments to ensure:...
7Rays Semiconductors
San Jose, CA3 days ago - ...remotely during PST hours, the contract Design Verification Engineer will ensure the functional... ...complex silicon designs by developing UVM-based verification environments and executing... ...experience Strong knowledge of SystemVerilog and UVM Experience with VCS/Questa/Xcelium...Contract workRemote work
Virtual Vocations Inc
United States2 days ago $130k - $200k
...fundamentally different class of spacecraft. Engineered to survive the harshest radiation... ...to apply. We are seeking an ASIC Design Verification Engineer whose role will be to... ..., and full-chip environments. Build SystemVerilog/UVM test benches, including agents, monitors...Permanent employmentShift workK2 Space
New York, NY4 days ago- ...dedicated to this mission.PositionDesign Verification Engineers DDR (either IP or SoC level... ...DDR memory interface designsDevelop UVM/SystemVerilog-based testbenches and reusable verification... ...RTL, and system teams to understand design intent and corner casesOwn functional...Full timeContract workWork experience placement
RAPS CONSULTING INC
Edison, NJ1 day ago - ...been propelled by the top engineers in mixed-signal processing.... ...interns to join our Mixed-Signal Verification Engineering team to support... ...with digital and analog designers, applications engineers,... ...Verification Languages (HVLs) like SystemVerilog/UVM, Vera, or e. Solid...Full timeInternshipWork at officeRelocation
Cirrus Logic
Chandler, AZ4 days ago $108k - $172.8k
...please Sign-In before you apply. Job Description: Design Verification Engineer Broadcom's ASIC Products Division (APD), a... ...verification tasks. The candidate must have experience using SystemVerilog and UVM, designing verification components including UVM...Local areaWorldwideBroadcom Corporation
Fort Collins, CO2 days ago$80 - $90 per hour
...and architects defining verification plans for each of the... ...and top levels. Drive Design Verification to... ...Summary Design verification Engineer with 5+ years of hands... ...based verification and UVM methodology.... ...experience in Verilog, SystemVerilog (engineering). C/C++ based...Contract workRemote workSPECTRAFORCE
New York, NY4 days ago- ...been propelled by the top engineers in mixed-signal processing.... ...experienced and innovative Design Verification Engineer to join a world-class... ...domains including UVM-based testbench development... ...Strong proficiency with HVLs: SystemVerilog with UVM (or OVM/AVM/Vera)....
Cirrus Logic
Chandler, AZ3 days ago - ...We are seeking a talented Analog Design Verification Engineer to join our Switching Regulators group... ...solutions that are scalable, supporting SystemVerilog stimulus and checkers to verify device... ...Verification and SystemVerilog/UVM Ability to establish strong relationships...Local areaWorldwide
Texas Instruments
Phoenix, AZ4 days ago $98.7k - $157.9k
...leading technology company is seeking a Digital Logic Verification Engineer at their North Reading, MA development center. The... ..., with strong skills in System Verilog and UVM. Responsibilities include reviewing design requirements, developing testbench architecture, and...$140k - $210k
...Qualcomm Technologies, Inc. - Engineering Group, ASICS Engineering.... ...for the complete verification lifecycle, from system-level... ...testbench development using SystemVerilog-UVM, coverage development, assertion... ...years of experience with ASIC design and verification tools,...Work experience placementWork from home- Title Design Verification Engineer - Internal IP Location Bay Area (hybrid) or Toronto About the Company A fast-growing AI startup... ...cases and failure modes. Build testbenches using SystemVerilog (or similar HDL), UVM or equivalent methodology, and integrate into simulation...
$106.4k - $172.15k
...drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our... ...products from concept to mass production. Expertise in SystemVerilog and UVM. Strong technical strengths in defining test plans,...Full timeWork at office- ...the endless possibilities of AI. Role Design Verification Engineer, Senior Staff Location Hybrid,... ...of verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification... ...and debug experience. Fluency with SystemVerilog randomization constraints, coverage,...3 days per week
- ...and GPU cluster environments. We are seeking experienced Design Verification Engineers with strong networking and ASIC verification... ...for networking ASICs and SoC designs Build and maintain SystemVerilog/UVM-based testbenches and verification environments Verify...
- Job Description Job Title: ASIC Verification Engineer Job Type: Contract Duration: 6 months initial plus possible extension Location:... ...background in Verification Good knowledge of ASIC/SoC Systems UVM/SystemVerilog‑based Verification Ability to work independently on a...Contract workImmediate startRemote work
- ASIC Design Verification Engineer - Austin, Texas Hybrid work schedule. This is not a remote work opportunity... ...from block to chip. Design and build UVM testbenches from scratch, not... ...SoC. Deep, practical experience with SystemVerilog and UVM. Proven ability to architect...Temporary work
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to UVM/ SystemVerilog Design Verification Engineer. Be the first to apply!
Related searches
- design assurance engineer United States
- mechanical product design engineer United States
- staff design engineer United States
- senior product design engineer United States
- chief design engineer United States
- structural design engineer United States
- product compliance engineer United States
- senior physical design engineer United States
- product engineering manager United States
- industrial design engineer United States