RTL Design Engineer
Inabia-Software-
- Job Title : Design Engineer
- Client: Arrow Electronics
- Work Location: Bay Area ,CA, onsite
- Visa : All visa, except H1B transfer
- C2C engagements are allowed.
RTL to Physical Design (RTL2PD) stage experience
RTL2PD Design Engineer(ASIC)
MUST HAVE : RTL Synthesis, Constraint writing, validation, Static timing Analysis
What candidate will Be Doing:
- RTL Synthesis, Constraint writing, validation, Static timing Analysis
- Writing Scripts/Modiying scripts for RTL synthesis, SDC creation, STA
- Debug synthesis issues and STA
- Generate clean netlist.
What we are looking for:
- Experience: 8–12 years of hands‑on RTL Synthesis
- EDA exposure: Design compiler, PrimeTime, Tempus, Genus,
- Multi-Node Design: Experience working with 16nm, 7nm... etc nodes.
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the RTL Design Engineer in San Francisco, CA vacancy
- ...Efficient Computer in San Francisco (also listed for Bay Area, Pittsburgh, PA and Austin, TX) seeks a senior RTL design engineer to own block level design, integration and sign-off for complex SoC components. You should bring strong Verilog or SystemVerilog, timing closure...Suggested
present of AI
San Francisco, CA3 days ago $180k - $245k
...intelligence wherever it's needed and help shape the next generation of computing. We are looking for a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC: the compute fabric's on-chip interconnect and memory interfaces,...SuggestedNight shiftEfficient Computer
San Francisco, CA12 hours ago- ...microarchitecture team writes the spec; the RTL is where that spec becomes something the... ...will not survive contact with this design. This role owns the RTL. You will take microarchitecture... .... The expectation is software‑engineer ownership: you write the code, you write...SuggestedLocal areaRelocation package
Snowcap Compute Inc.
San Francisco, CA1 day ago $180k - $250k
...cutting edge start up client who is distrusting the hardware engineering design workflow by creating AI training environments that will scale... ...never got its GPT moment as there is no training data: 99% of RTL data is closed-source. Software engineers can use Cursor to 1...SuggestedFull time80Twenty
San Francisco, CA3 days ago- ...An innovative technology company in California is seeking an experienced Chip-Level / SoC-Level Design Engineer to join their team. The successful candidate will work on RTL-to-GDSII designs and contribute to SoC-top projects, utilizing tools like Fusion Compiler and ICC...Suggested
Sintegra
San Francisco, CA4 days ago - ...Design · San Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX · Senior level A senior RTL design engineer typically owns block level design, integration, and sign off for complex SoC components. Strong candidates bring deep experience with Verilog or SystemVerilog,...Work at office
present of AI
San Francisco, CA3 days ago $190k - $230k
...We are hiring a Senior RTL Design Engineer to own memory subsystems in high-performance AI accelerators. This role will deliver the bandwidth, latency, and power profile needed for large-scale compute. What you’ll do Architect and implement memory controllers for HBM2E...Full timeIC Resources
San Francisco, CA12 hours ago- ...TenX Semi is seeking a Chip Design Engineer to drive RTL development for strategic customer engagements. You will optimize designs for power, performance and area while collaborating with AI systems to ensure production-ready RTL. The role blends hands-on RTL design with...
TenX Semi
San Francisco, CA1 day ago $63.33 - $73.33 per hour
...summary: Join an industry-leading Silicon Engineering team focused on building high-performance... ...defining micro-architecture and driving design implementation through final sign-off.... ...micro-architecture definition and detailed RTL design for complex digital hardware...Hourly payContract workTemporary workWork experience placementLocal areaRemote workSan Francisco, CA19 days ago- ...Snowcap Compute is seeking an experienced RTL engineer to own blocks from microarchitecture to synthesizable Verilog/SystemVerilog. You will write unit tests, respond to lint/CDC checks, and drive synthesis decisions with the back‑end team to meet timing and area constraints...
Snowcap Compute Inc.
San Francisco, CA1 day ago - ...Lead ASIC RTL Design Engineer — Remote (U.S.) - No visa sponsorship Role Summary Our client, a leader in AICompute isseeking a senior-level ASIC design engineer to drive the development of high-performance silicon components used in advanced compute platforms. This individual...Remote workVisa sponsorship
10xTalents
San Francisco, CA4 days ago - ...startup in cutting-edge AI hardware in San Francisco is seeking a Design Engineer to define and build RL environments and contribute to hardware... ...automation. The candidate should have 4–10+ years of RTL experience and strong debugging and scripting skills. This is...Full time
80Twenty
San Francisco, CA2 days ago - ...Chip Design and Verification Methodology Engineer San Francisco Bay Area, CA · Hybrid · Full-time We are looking for a Chip Design and Verification... ...will ensure the functional correctness of AI-generated RTL while fundamentally changing the way we design and verify...Full time
TenX Semi, Inc.
San Francisco, CA58 minutes ago - ...ASIC Design and/or Verification Engineers (Sr. to Principal) Hybrid - Sunnyvale, CA Job Family Definition: Designs, analyzes, develops, modifies and evaluates... ...Physical design team for timing closure. Fix timing in RTL to meet the frequency target. Collaborate with the Design...Work experience placement
Salt
San Francisco, CA12 hours ago $200k - $320k
...Design Verification Engineer - Mountain View, CA (Onsite) I'm currently hiring for an early-stage AI infrastructure startup building next-generation... ...from scratch ~ Strong debugging skills across RTL and system-level issues ~ Experience with modern SoC architectures...Currently hiringAcceler8 Talent
San Francisco, CA2 days ago- ...Design Verification Engineer – Internal IP You will lead verification efforts on internal IP blocks that power the company's compute architecture.... ...meaningful feedback to design and physical teams. Collaborate with RTL designers, synthesis and physical teams, CAD and systems/...
Amadeus Search
San Francisco, CA2 days ago $150.4k - $277.6k
...game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the... ...and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out. Description In this role, you will...Work experience placementRelocationApple
San Francisco, CA12 hours ago- ...Bay Area, CA · Hybrid · Full-time We are looking for a Chip Design Engineer who works on strategic customer engagements, developing custom... ...requirements. In this role, you will combine hands-on RTL design with exposure to cutting-edge AI technology. You will help...Full time
TenX Semi, Inc.
San Francisco, CA1 hour ago - ...Experienced Design Verification Engineer to support functional and system-level verification of complex designs. This role requires a strong multi... ...spanning C++ functional validation and SystemVerilog/UVM-based RTL verification . The ideal candidate will be comfortable...Remote work
Piepeople Consulting Inc.
San Francisco, CA3 days ago - ...next generation of frontier models. By co-designing chips, systems, tools, and methodologies,... ...seeking a highly skilled Physical Design Engineer with deep expertise in physical design... ...AI accelerators. You’ll work closely with RTL designers to define and execute on physical...
OpenAI
San Francisco, CA4 days ago - ...Salt in Sunnyvale, CA seeks an experienced ASIC Design and/or Verification Engineer (Sr. to Principal) for a hybrid role. You will architect and verify... ...networking chips, write detailed specs, and implement RTL using Verilog/SystemVerilog. Collaborate with the physical...
Salt
San Francisco, CA3 days ago - ...We are seeking an experienced and highly skilled Chip-Level / SoC-Level Design Engineer to join our innovative team. The ideal candidate will excel in RTL-to-GDSII design processes across both block-level and top-level integration, demonstrating expertise in advanced...
Sintegra
San Francisco, CA4 days ago - ...next generation of frontier models. By co-designing chips, systems, tools, and methodologies,... ...for experienced Design Verification (DV) Engineers to ensure functional correctness and... ...full SoC—working closely with architecture, RTL, software, and systems teams to deliver reliable...Full time
OpenAI
San Francisco, CA2 days ago - ...About the Team OpenAI’s Forward Deployed Engineering team partners with leading semiconductor... ...-grade AI systems across the entire chip design lifecycle: design, verification, and... ...design intersects with microarchitecture, RTL, verification, design methodology, libraries...
Nicedesignjobs
San Francisco, CA12 hours ago $82.45k
...Amazon, our tech isn't just a tool, it's your playground. Our engineers work on scalable systems, cloud services, and customer-facing products... ..., your application will be considered for all Industrial Design Engineer roles at all locations we hire for in the United States...Full timeSummer workInternshipMonday to FridayFlexible hoursAmazon
San Francisco, CA1 day ago- ...functionally with a talented team of systems HW engineers and SW architects in developing cutting-... ...plans and strategies based on design specifications and requirements to ensure... ...and validate digital designs, including RTL (Register Transfer Level) designs Building...
SBT CO. LTD
San Francisco, CA2 days ago $185k - $240k
...We are looking for Principal Design Engineers with experience developing micro-architecture and implementation of the front-end circuit design, including RTL, synthesis, IP integration, and block-level verification for high performance network controllers. The candidate...Immediate startAstera Labs
San Francisco, CA1 day ago- ...Job Title: Senior FPGA Design Engineer About the Role: We are seeking an experienced Senior FPGA Design Engineer to design and develop... ...across the complete lifecycle, including: Microarchitecture RTL Design Physical Implementation Timing Closure...
GCS Recruitment
San Francisco, CA3 days ago - ...backed by top-tier investors. They're looking for verification engineers to help build best-in-class silicon for high-performance, sustainable... ..., both intermediate and sign-off, towards milestones including design freeze and tapeout Work from architecture and design...
Platform Recruitment
San Francisco, CA12 hours ago - ...We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough innovations in... ...hear from you. Responsibilities Collaborate closely with design teams to review and understand specifications, architectures, and...
Sintegra
San Francisco, CA2 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to RTL Design Engineer. Be the first to apply!
Related searches
- senior fpga design engineer San Francisco, CA
- ic design engineer San Francisco, CA
- data center design engineer San Francisco, CA
- design engineer San Francisco, CA
- senior software design engineer San Francisco, CA
- product engineer San Francisco, CA
- product engineering intern San Francisco, CA
- sr. product engineer San Francisco, CA
- industrial design engineer San Francisco, CA
- rtl design engineer San Francisco, CA