Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior ASIC RTL Designer

Triple Crown

Job Type: Contract

Duration: 6+ Months

Workplace Type: Onsite in San Jose, CA

Do not wait to apply after reading this description a high application volume is expected for this opportunity.

*******Please Note: We do not provide sponsorship

Job Description

Triple Crown is seeking a Senior ASIC RTL Design Engineer to own the microarchitecture and RTL design of complex, high-speed processor blocks. This role involves building IP from the ground up and taking blocks from initial specification through integration and working silicon.

Responsibilities

  • Define microarchitecture and develop synthesizable Verilog/SystemVerilog RTL for complex processor blocks.
  • Own ground-up IP and block design from specification through RTL implementation, integration, and silicon bring-up.
  • Design data paths, control logic, custom logic, and protocol interfaces with a focus on performance, power, and area (PPA).
  • Define block interfaces, document design decisions, and evaluate microarchitectural trade-offs.
  • Partner with architecture, verification, physical design, and firmware teams to meet functional, timing, power, and area targets.
  • Support block-level synthesis, timing closure, and DFT readiness.

Requirements

  • Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 10+ years of ASIC design experience, including substantial block-level RTL design and silicon development.
  • Demonstrated experience taking ground-up IP or complex blocks from microarchitecture and RTL through working silicon.
  • Expert-level Verilog/SystemVerilog skills and hands-on experience with synthesis, timing closure, and DFT concepts.
  • Strong high-speed design experience, ideally with core processor design.
  • Deep understanding of data-path and control logic design and PPA optimization.

Preferred

  • Experience designing machine learning accelerators, AI chips, or related hardware.
  • Experience using machine learning tools in chip design workflows. xhyhwjd

Benefits:

  • Paid weekly!
  • Health, Dental and Vision Insurance
  • 401k

Vacancy posted 21 hours ago
Similar jobs that could be interesting for youBased on the Senior ASIC RTL Designer in Santa Clara, CA vacancy
  • Apple Inc. is seeking an ASIC Design Engineer to join the Pixel IP design team. You will develop high-performance, low-power pixel processing...  ...groups. You will author micro-architectural specs, craft RTL with assertions, collaborate with physical design for timing closure... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    1 day ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For Staff...  .... This is an opportunity to work on complex, cutting-edge ASIC designs that sit at the heart of some of the world's most... 
    Senior

    CyberCoders

    San Jose, CA
    4 days ago
  •  ...Santa Clara, CA, is seeking a senior power analysis engineer to develop...  .... You will partner with design teams to drive accurate power...  ...infrastructure across architecture and RTL. The role requires high-level...  ...in power benchmarking, ASIC power analysis, and HW/SW development... 
    Senior

    SiFive, Inc.

    Santa Clara, CA
    1 day ago
  • NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure...  ...architectural requirements, implement RTL blocks, and collaborate with architects...  ...'s in EE/CE with 5+ years of relevant ASIC experience and experience with #J-1880... 
    Senior

    NVIDIA

    Santa Clara, CA
    17 hours ago
  • Synopsys, Inc. in Sunnyvale seeks an experienced ASIC digital design engineer with RTL ownership to deliver production RTL for LPDDR PHY IP across mobile and AI applications. You will optimize timing, power and area across multiple process nodes, develop Perl automation... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  • NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains for GPUs/CPUs, collaborating...  .... Role involves implementing clocking topologies in RTL, evaluating trade-offs across DFx, physical implementation and... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency...  .... You will define microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture, and physical... 
    Senior

    Anysilicon

    Sunnyvale, CA
    7 hours ago
  • Cerebras Systems, Sunnyvale, CA, is seeking a senior ASIC designer to drive RTL development, manage external vendors, and collaborate across verification, physical design and system teams. The role emphasizes front-end integration, high-speed interfaces, and silicon bring... 
    Senior

    Anysilicon

    Sunnyvale, CA
    1 day ago
  • NVIDIA is looking for a Senior ASIC Design Engineer based in Santa Clara, California. You will be a key member of the GPU Design team, implementing high-performance, area-efficient RTL for leading SoCs and GPUs. The ideal candidate has a Bachelor's degree in Electrical... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  • Apple Inc. in Santa Clara is seeking a Digital Layout Designer to create complex layouts for digital circuits in deep SubMicron CMOS technologies...  ...be pivotal in the design process, working on state-of-the-art ASICs. The ideal candidate should possess a Bachelor's degree and... 
    Senior

    Apple Inc.

    Santa Clara, CA
    2 days ago
  •  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and...  ...tomorrow. You Are You bring extensive ASIC digital design experience with a track record of delivering production RTL for complex semiconductor IP. Your expertise... 
    Senior
    Worldwide

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $290k

     ...high-speed inference.About The Role:As a senior front-end design engineer, you will be a key part of the...  .... This role requires deep expertise in RTL design and integration, with a strong...  ...is a plus.Experience managing external ASIC vendor through product development cycle... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • Architect is seeking a technically seasoned RTL Design staff member to own AI-driven microarchitecture and RTL for high-performance networking subsystems. You will define block-level specs for Ethernet MAC engines, IPv4/IPv6-like datapath considerations, and tight integration... 
    Senior

    Architect Labs

    Palo Alto, CA
    4 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLEWe are seeking a senior-level System RTL designer with a strong background or passion for IP architecture to join AMD’s industry-leading team. In this role, you will... 
    Senior

    AMD

    San Jose, CA
    4 days ago
  • SpaceX is seeking a Sr. RTL Design Engineer (Silicon Engineering) to develop next‑gen ASICs for Starlink and space infrastructure. You will implement RTL in Verilog/SystemVerilog, define micro-architecture, and work with verification to deliver timing‑clean designs. You... 
    Senior

    Spacex

    Palo Alto, CA
    4 days ago
  • SpaceX is seeking a SR. RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink. You will implement RTL in Verilog/SystemVerilog, optimize timing, and collaborate with verification, synthesis, and physical teams to ensure validated silicon... 
    Senior

    Starlink

    Palo Alto, CA
    17 hours ago
  • $280k - $300k

    Physical IC Design Engineer (Senior, Staff or Principal level)Locations: San Jose, CA or Colorado Springs...  ...in bringing complex chip designs from RTL through final tape-out. You will...  ...implementation activities throughout the ASIC development lifecyclePerform RTL synthesis... 
    Senior
    Work at office
    Relocation package

    CyberCoders

    San Jose, CA
    2 days ago
  • $210k - $275k

    Eridu Corporation, a Silicon Valley hardware startup, seeks seasoned RTL designers to shape and implement Networking ASICs. You will specify, architect, and productize high‑speed chips for Ethernet/IP interconnects, focusing on latency and QoS. Join a world‑class engineering... 
    Senior

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • Eridu is a Silicon Valley-based hardware startup accelerating AI data centers with industry-leading Networking ASICs. We seek experienced RTL designers to define, specify, architect, execute, and productize advanced networking chips for improved AI performance. You will... 
    Senior

    Eridu Corp.

    Saratoga, CA
    1 day ago
  • GlobalFoundries in Santa Clara, CA is seeking a PMTS Digital Design Engineer to drive architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystems. You will partner with architecture, verification, physical... 
    Senior

    GlobalFoundries

    Santa Clara, CA
    1 day ago
  • $168k - $310.5k

    NVIDIA Gruppe in Santa Clara is seeking experienced ASIC Design Engineers to design and implement advanced SoCs and GPUs. The ideal candidate will have a Master's or PhD in Electrical Engineering or Computer Science, with over 8 years of related experience. This role involves... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $167.7k - $245.2k

     ...and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to...  ...development organization, collaborating closely with Front-end RTL and backend physical design teams to gain a deep understanding of... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation...  ...: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High-Speed...  ...modern data centers and applications to design memory acceleration.Key ResponsibilitiesDevelop... 
    Senior

    CyberCoders

    Santa Clara, CA
    2 days ago
  •  ...Inc. in Santa Clara, CA, is seeking a senior hardware engineer to join a team...  ...You will integrate IP blocks, manage RTL codebases, and define top-level interconnects...  ...with SystemVerilog/Verilog, and SoC design flows, working with ASIC tool chains, linting, and timing... 
    Senior

    Apple Inc.

    Santa Clara, CA
    1 day ago
  •  ...in Sunnyvale is seeking a seasoned hardware design engineer to contribute to next-generation Pixel IP ANE. You will design RTL for high-speed subsystems and collaborate with...  .../CE with 10+ years of hands-on experience in ASIC/SoC design, strong AMBA knowledge, and proficiency... 
    Senior

    Apple

    Sunnyvale, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or Boston, MACompensation: $150K - $250K base DOE plus equityRequirements: ASIC Design, RTL (Verilog/SystemVerilog), Microarchitecture, UCIe / Ethernet / High-Speed I/O, AI Accelerator, Memory Subsystem... 
    Senior

    CyberCoders

    Santa Clara, CA
    3 days ago
  • Apple Inc. in Sunnyvale is seeking an ASIC Design Engineering Lead for the SoC IP DMA effort. You will split time between leading a focused...  ...as a hands-on technical contributor to microarchitecture, RTL delivery, and debug. You will mentor engineers, drive micro-architectural... 
    Senior

    Apple Inc.

    Sunnyvale, CA
    7 hours ago
  • NVIDIA in Santa Clara, CA is seeking a Full-Chip RTL Integration Engineer to join the Advanced Technology Group. You will lead RTL integration of IPs into complex ASIC/SoC designs, owning clocking, reset, address mapping, and power domain integration while ensuring design... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • SiFive is seeking a senior power analysis engineer to develop and deploy methodologies for...  ...consumption. You will correlate models with RTL and silicon, and build power measurement...  ...benchmarking and modeling, plus experience in ASIC power analysis and HW/SW development.... 
    Senior

    Devopsroles

    Santa Clara, CA
    3 days ago
  • Synopsys, Inc. is seeking an experienced ASIC physical design engineer to drive complex flows from RTL to GDS. You will work directly with customers, translate constraints into concrete plans using Fusion Compiler or ICC2, and push for timely tapeouts at advanced nodes.... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior ASIC RTL Designer. Be the first to apply!