Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior RTL Networking ASIC Engineer: QoS & Latency

$210k - $275k

Eridu Corporation

Eridu Corporation, a Silicon Valley hardware startup, seeks seasoned RTL designers to shape and implement Networking ASICs. You will specify, architect, and productize high‑speed chips for Ethernet/IP interconnects, focusing on latency and QoS. Join a world‑class engineering team advancing AI data centers and hardware infrastructure. We offer a competitive base salary for SF Bay Area, with a pay range of 210,000–275,000 USD per year, aligned to skills and market trends. #J-18808-Ljbffr Eridu Corporation

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior RTL Networking ASIC Engineer: QoS & Latency in Saratoga, CA vacancy
  • $210k - $275k

     ...and has a world-class engineering team with decades of experience...  ...seeking experienced RTL designers to help...  ...implement our industry-leading Networking ASIC’s. If you're a highly...  ...ASIC’s, focusing on latency optimization and quality of service (QoS) support. Prior... 
    Suggested

    Eridu Corp.

    Saratoga, CA
    1 day ago
  • $210k - $275k

     ...mode and has a world-class engineering team with decades of...  ...We are seeking experienced RTL designers to help define and...  ...implement our industry‑leading Networking ASICs. As part of the Design...  ...networking ASICs, focusing on latency optimization and QoS support. Prior experience... 
    Suggested

    Eridu Corporation

    Saratoga, CA
    1 day ago
  •  ...data centers with industry-leading Networking ASICs. We seek experienced RTL designers to define, specify,...  ...Group to work on packet buffering, latency optimization, QoS support, and protocol...  ...architects, hardware, and firmware engineers. #J-18808-Ljbffr Eridu Corp.
    Senior

    Eridu Corp.

    Saratoga, CA
    1 day ago
  • SiFive in Santa Clara, CA, is seeking a senior power analysis engineer to develop and deploy methodologies to measure...  ...infrastructure across architecture and RTL. The role requires high-level expertise in power benchmarking, ASIC power analysis, and HW/SW development,... 
    Senior

    SiFive, Inc.

    Santa Clara, CA
    1 day ago
  •  ...DescriptionJob Description:We are seeking a Senior Network Engineer to support, design, and maintain our...  ...network monitoring tools to diagnose latency, packet loss, and application performance...  ...of TCP/IP, subnetting, DNS, DHCP, NAT, QoS, and network security fundamentals... 
    Senior
    Remote work

    Advantest

    San Jose, CA
    4 days ago
  • NVIDIA in Santa Clara, CA, seeks a Senior Digital Design Engineer for its NVLink Fusion AI infrastructure SoC...  ...architectural requirements, implement RTL blocks, and collaborate with...  ...'s in EE/CE with 5+ years of relevant ASIC experience and experience with #J-188... 
    Senior

    NVIDIA

    Santa Clara, CA
    16 hours ago
  • Synopsys, Inc. in Sunnyvale seeks an experienced ASIC digital design engineer with RTL ownership to deliver production RTL for LPDDR PHY IP across mobile and AI applications. You will optimize timing, power and area across multiple process nodes, develop Perl automation... 
    Senior

    Synopsys, Inc.

    Sunnyvale, CA
    1 day ago
  • NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains for GPUs/CPUs, collaborating with...  .... Role involves implementing clocking topologies in RTL, evaluating trade-offs across DFx, physical implementation... 
    Senior

    NVIDIA Corporation

    Santa Clara, CA
    1 day ago
  • Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency...  .... You will define microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture, and physical... 
    Senior

    Anysilicon

    Sunnyvale, CA
    6 hours ago
  • Cerebras Systems, Sunnyvale, CA, is seeking a senior ASIC designer to drive RTL development, manage external vendors, and collaborate across verification...  ...have 8-15 years in complex RTL projects, strong networking and HPC/ML exposure, and a proven track record of successful... 
    Senior

    Anysilicon

    Sunnyvale, CA
    1 day ago
  • $185k - $250k

    A Silicon Valley-based hardware startup is looking for a highly experienced Post-Silicon ASIC Validation Engineer. The role involves leading validation of complex networking ASICs and chiplet-based architectures. The ideal candidate has strong expertise in post-silicon... 
    Senior

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • NVIDIA is looking for a Senior ASIC Design Engineer based in Santa Clara, California. You will be a key member of the GPU Design team, implementing high-performance, area-efficient RTL for leading SoCs and GPUs. The ideal candidate has a Bachelor's degree in Electrical... 
    Senior

    NVIDIA

    Santa Clara, CA
    1 day ago
  •  ...opportunity. *******Please Note: We do not provide sponsorship Job Description Triple Crown is seeking a Senior ASIC RTL Design Engineer to own the microarchitecture and RTL design of complex, high-speed processor blocks. This role involves building IP... 
    Senior
    Weekly pay
    Contract work

    Triple Crown

    Santa Clara, CA
    20 hours ago
  • $213k - $287.5k

     ...technologies. We’re looking for an ASIC Design Eengineer to help us...  ..., area and power efficient RTL to achieve design targets and...  ...knowledge-sharing and mentorship. Our senior members enjoy one-on-one...  ...our team members develop your engineering expertise so you feel empowered... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    5 days ago
  • $136k - $218.5k

     ...the world.NVIDIA is seeking a Senior ASIC Compose Verification Infrastructure and Tools Engineer to advance the systems that qualify...  .... This role is ideal for an RTL compose or pre-silicon verification...  ...use metrics for integration latency, flow health, failure trends,... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  •  ...leading AI infrastructure startup is seeking an experienced ASIC Verification Engineer to develop verification strategies and ensure compliance...  ...ASIC verification experience, particularly in data center networking. The candidate will collaborate on complex ASIC designs and... 
    Senior

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $163k - $236k

     ...specification and interacting with design engineers to identify important verification...  ...in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.Preferred qualifications:Master's...  ...AI for Google Cloud, Google Global Networking, Data Center operations, systems research... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    3 days ago
  • $200k - $290k

     ...inference.About The Role:As a senior front-end design engineer, you will be a key part of...  ...requires deep expertise in RTL design and integration,...  ...collaborating with external vendors.Networking stack experience including...  ...managing external ASIC vendor through product development... 
    Senior
    Remote work

    Cerebras Systems

    Sunnyvale, CA
    3 days ago
  • $184k - $287.5k

     ...powering this behind ultra-low-latency, interactive cloud streaming...  ...safety as well.We are seeking a Senior Systems Software Engineer with deep knowledge of RTOS...  ...including encoding, decoding, network protocols (RTP/ RTCP/ SRTP), and QoS algorithms (Adaptive streaming... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $152k - $241.5k

     ...platform, delivering ultra-low-latency, high-performance gameplay...  ....We're looking for a Senior Systems Software Engineer with strong C++ experience...  ...performance metrics across server, network and media pipeline and...  ...generation: Quality of Service (QoS). If you're a creative... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $193.3k - $261.5k

     ...working together across a network.We're looking for a Systems Software Engineer who wants to work at the...  ...with chip architects, RTL designers, modelers, compiler...  ...libraries for SoCs, ASICs, GPUs, CPUs, or FPGAs-...  ...profiling and optimizing latency-sensitive or throughput-... 
    Senior
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • Blue Origin is seeking a Software Engineer for Network Architecture and SDN to design and implement...  ...routing, telemetry, and resilience with senior engineers and cross-functional teams in...  .... You will contribute to timing, latency, and power budgeting while mentoring junior... 
    Senior

    Blue Origin

    Cupertino, CA
    1 day ago
  •  ...ll advance your career.THE ROLE:Join AMD's IT Systems Engineering team and help build the networking foundation powering some of the world's most advanced...  ...networking technologies including Ethernet fabrics, BGP, ECMP, QoS, EVPN, VXLAN, and related routing and switching... 
    Senior

    AMD

    San Jose, CA
    5 days ago
  • $280k

    RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For Staff...  .... This is an opportunity to work on complex, cutting-edge ASIC designs that sit at the heart of some of the world's most... 
    Senior

    CyberCoders

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...on the world. NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!...  ...sophisticated because of the complex area, latency, power, bandwidth and quality-of-...  ...micro-architecture and design including RTL design, synthesis and timing analysis... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  •  ...Apple’s Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom...  ...implementation, and verification of complex ASICs. Develop RTL using SystemVerilog and perform synthesis.... 
    Senior

    Apple Inc.

    Cupertino, CA
    1 day ago
  • Eridu is seeking a hands-on ASIC Design Verification Lead to own verification strategy...  ..., and closure for high-performance networking silicon. This senior role requires deep expertise and...  ...coverage goals while collaborating with RTL, physical design, and firmware teams to... 
    Senior

    Eridu Corporation

    Saratoga, CA
    4 days ago
  • GlobalFoundries in Santa Clara, CA is seeking a PMTS Digital Design Engineer to drive architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystems. You will partner with architecture, verification, physical... 
    Senior

    GlobalFoundries

    Santa Clara, CA
    1 day ago
  •  ...Origin seeks a Principal Modem PHY IP Design Engineer to lead modem PHY architecture, modeling,...  .... You will collaborate with systems, RTL, RF, verification, FPGA, firmware, and validation...  ...to deliver high-performance wireless ASIC solutions. The role emphasizes strong digital... 
    Senior

    Blue Origin

    Cupertino, CA
    1 day ago
  • $168k - $310.5k

    NVIDIA Gruppe in Santa Clara is seeking experienced ASIC Design Engineers to design and implement advanced SoCs and GPUs. The ideal candidate will have a Master's or PhD in Electrical Engineering or Computer Science, with over 8 years of related experience. This role involves... 
    Senior

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior RTL Networking ASIC Engineer: QoS & Latency. Be the first to apply!