Senior Front-End CAD Engineer for RTL and Verification
Velaura
Velaura in Santa Clara, CA, is building custom silicon for Physical and Embodied AI. You will own the front end automation carrying RTL from entry to a clean handoff into DFT and implementation, covering RTL design flows, verification through prototyping, and AI-assisted tooling.
The ideal candidate has 8+ years in design verification or CAD, strong SystemVerilog RTL fluency, Python tooling experience, and Linux/EDA familiarity.
#J-18808-LjbffrVacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Front-End CAD Engineer for RTL and Verification in Santa Clara, CA vacancy
$163k - $236k
Lead CAD methodology engineers to provide enablement and support for RTL Design teams.Partner with chip project... ...design, automation, design verification test.5 years of... ...ML-driven systems.As a Senior Engineer within Google... ...leadership expertise, you lead end-to-end chip design...SeniorWorldwideGoogle
Sunnyvale, CA6 days ago- ...Apple Inc. in Cupertino is seeking a Front-End RTL Infrastructure - CAD Engineer to help design and support RTL design environments, ensuring scalable... ...toolchains and reliable infrastructure for design and verification teams. You will drive Perforce administration,...Suggested
Apple
Cupertino, CA20 hours ago - ...Micron Technology, Inc. in San Jose, CA seeks a Senior Design Verification Engineer to develop CAD tools, automation, and flows for advanced memory design. You will collaborate with design, layout, and verification teams to improve productivity and quality across layout...Senior
Micron Technology
San Jose, CA2 days ago $184k - $287.5k
...seeking elite ASIC Infrastructure engineers to deliver the tooling and... ...that enables DV and RTL Design for the world's leading... ...and extensibility of the GPU front end build flow Keep the GPU Continuous... ...Integration pipeline and/or pre-submit verification flow experience, for example...SeniorFull timeWork experience placementWork at officeWorldwideNvidia
Santa Clara, CA7 days ago$280k
RTL IC Design Engineer (Senior, Staff or Principal)Compensation:For Senior - up to approx $280k total comp ($120-160k base, 20% bonus + RSUs)For... ...throughout the development cycle.Partner closely with verification, firmware, software, emulation, and validation teams.Support...SeniorCyberCoders
San Jose, CA7 days ago$168k - $264.5k
...Advanced Technology Group! We are looking for a Full-Chip RTL Integration Engineer to join our dynamic and growing FE-ASIC development team.... ...subsystems into large-scale SoCs while ensuring design quality, verification readiness, and DFT compliance.You will work closely with...SeniorFull timeNvidia
Santa Clara, CA6 days ago$293k
...the Role: As a Distinguished Emulation & FPGA Prototyping Verification Engineer, you will apply extensive, specialized expertise and visionary... .... ~ Expert‑level proficiency in debugging complex RTL issues. ~ Highly skilled in developing comprehensive and effective...SeniorLocal areaAmpere Computing LLC
Santa Clara, CA15 hours ago$164.47k - $311.89k
...: About the RoleIntel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis... ...behavior, with enough breadth in RTL, physical design, and CAD to contribute across traditional...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA8 days ago- ...subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and... ...management, and exception handling. Execute regressions, debug RTL/design issues, and drive functional and code coverage closure....Senior
ACL Digital
San Jose, CA4 days ago - ...Qorvo is seeking a Sr Principal Mixed Signal Verification Engineer in San Jose to lead verification for power-management ICs. You will develop metric-driven plans, create constrained-random tests, and build models to support TL simulations, collaborating closely with design...Senior
Qorvo
San Jose, CA4 days ago $100k
...for contributors of all seniorities.Tenstorrent is looking for aFront End Design Verification Engineerto help verify... ...CPU architects and RTL designers to develop verification... ..., and ensure the front end behaves correctly... ...hands-on verification engineer who enjoys digging...Permanent employmentTenstorrent
Santa Clara, CA5 days ago- ...Apple Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits,... ...with system architects, circuit designers and design verification engineers to ensure robust RTL quality and timely silicon bring...Senior
Apple
Cupertino, CA3 days ago $119.8k - $234.7k
...Hardware, and Infrastructure Engineering (SCHIE) is the team... ...signoff and physical verification at leading‑edge technology... ...Physical Verification CAD solutions for Microsoft... ...PV signoff methodology end to end, identify gaps,... .... We are looking for a Senior Physical Verification...SeniorOngoing contractPermanent employmentWork at officeLocal areaWorldwideShift work3 days per weekEarly shiftMicrosoft
Mountain View, CA4 days ago$130k - $221k
...than ever.About the Role As a Senior Design Verification Engineer, you will develop and... ...ResponsibilitiesDevelop, enhance, and debug CAD tools, automation, and... ...and production support to end users.Apply AI/ML and... ...or Xcelium.Experience with RTL-to-GDS tools such as Fusion...SeniorFull timeLocal areaImmediate startMicron
San Jose, CA7 days ago- ...in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect... .../CPUs, collaborating with front-end, floorplanning and back-... ...implementing clocking topologies in RTL, evaluating trade-offs... ...silicon bring-up with verification teams. 3+ years in RTL...Senior
NVIDIA
Santa Clara, CA3 days ago - ...Cadence is seeking a Software Engineer in the R&D group to create advanced software for physical verification of next-generation semiconductor devices. You will design, implement, and validate software solutions, tackling complex mathematical and geometric challenges while...Senior
Cadence Inc
San Jose, CA4 days ago - ...AMD is hiring a Senior Engineer for Vivado-like design tools verification. You will own verification methodology, simulate RTL/IP, and guide deployment across installation and licensing. You will bridge R&D with sales and customers to shape product strategy. You will...Senior
AMD
San Jose, CA3 days ago - ...Ayar Labs is seeking a Principal Design Verification Engineer to lead verification strategy for its next-generation silicon photonic chip. You... ...include defining verification plans with Architects, debugging RTL/firmware issues, and building regression automation to close...Senior
AnySilicon
San Jose, CA18 hours ago - ...NVIDIA Corporation in Santa Clara, CA, is seeking a Senior Memory Controller Verification Engineer to join the GPU Memory Subsystem IP verification team.... ...plans, build testbenches, run regressions and sign off on RTL correctness and performance. The ideal candidate...Senior
NVIDIA
Santa Clara, CA4 days ago - ...Velaura is building next-generation Physical AI SoCs and seeks a senior Design Verification Engineer. You will verify and deliver complex hardware and software systems from RTL through tape-out, collaborating with architects, RTL and software engineers, and system teams...Senior
Velaura
Santa Clara, CA3 days ago - ...NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next-generation... ...-up. You will collaborate across RTL, timing, physical design, software,... ...SoC architecture, RTL design, and verification with strong scripting skills and a drive...Senior
NVIDIA Gruppe
Santa Clara, CA22 hours ago - ...Apple Inc. in Santa Clara is seeking a senior hardware verification engineer to own the CDC/RDC sign-offs for CPU designs, collaborate with RTL and DV teams, and drive robust STA checks across multi-clock domains. The role requires deep Verilog/SystemVerilog expertise...Senior
Apple
Santa Clara, CA17 hours ago - ...GlobalFoundries is seeking a PMTS Digital Design Engineer to lead architecture implementation, microarchitecture development, and RTL design for high-performance processor cores... .... You will collaborate with architecture, verification, physical design, DFT, firmware, and...Senior
MIPS Holding Inc
Santa Clara, CA19 hours ago - ...collaborative design. • Perform initial sandbox verification, and work with design verification team... ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or... ...work well with others and a belief that engineering is a team sport. • Knowledge of at least...Senior
Baidu
Sunnyvale, CA4 days ago - ...Technologies, Inc. in Santa Clara, CA seeks a Senior SoC Debug Engineer to advance silicon validation for... ...with architects, designers, verification, and customers to ensure quality. This... ...emphasizes hands-on debugging with JTAG, RTL analysis, lab instruments, and script...Senior
Qualcomm
Santa Clara, CA2 days ago - ...Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for... ...Silicon One. You will collaborate with front-end RTL and backend physical design... ...end tools (simulators, linting, CDC, synthesis, formal verification). #J-18808-LjbffrSenior
020 Cisco Systems, Inc.
San Jose, CA4 days ago $150k - $250k
Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara, CA or Boston, MACompensation:... ...equityRequirements: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog,... ...highly skilled Senior ASIC Verification Engineer to join our dynamic team. This role is...SeniorCyberCoders
Santa Clara, CA5 days ago- ...Velaura AI, Inc. seeks a Senior Formal Verification Engineer to define, own, and scale the formal verification program for its next-generation Physical... ...state-space explosion, and collaborate with architects, RTL, and verification teams to reach comprehensive coverage....SeniorFlexible hours
Velaura AI, Inc.
Santa Clara, CA4 days ago - ...Broadcom is seeking a senior ASIC verification engineer to join its sign-off flows team in San Jose. You will focus on physical verification, ESD checking, and package RDL routing, driving LVS/DRC/ANT/ERC checks and rule-deck debugging. The role requires extensive full...Senior
AnySilicon
San Jose, CA20 hours ago $136k - $218.5k
NVIDIA is searching for a motivated CAD Engineer to join the Advanced Technology Group. You will... ...including Virtuoso, IC-Manage, DRC/LVS verification tools, extractions, and spice simulation... ...about providing excellent support for end-users.NVIDIA has some of the most forward...SeniorFull timeWorldwideNvidia
Santa Clara, CA8 days ago
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior Front-End CAD Engineer for RTL and Verification. Be the first to apply!
Related searches
- remote front end web developer Santa Clara, CA
- front end web developer part time Santa Clara, CA
- entry level front end developer remote Santa Clara, CA
- frontend developer Santa Clara, CA
- frontend engineer Santa Clara, CA
- front end developer Santa Clara, CA
- front end developer internship remote Santa Clara, CA
- front end engineer Santa Clara, CA
- cad technician Santa Clara, CA
- cad engineer Santa Clara, CA