Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Staff SoC Design Engineer

$251k - $310k

Waymo

Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World’s Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states. Waymo’s Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle’s software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world’s highest performance automotive compute platforms. In this hybrid role, you will report to an Engineering Director. You Will Define the architecture and microarchitecture for Waymo's next-generation autonomous vehicle SoCs, translating system-level requirements into detailed hardware specifications and RTL implementation, using your knowledge of how hardware, firmware, drivers, and compilers interact Lead microarchitecture and implementation of IPs and subsystems, including for high-performance cache/memory hierarchies, Network-on-Chip (NoC) interconnects, and custom accelerators Work with other Architects, Firmware and Software teams to drive feature closure and develop microarchitecture specifications. Perform power, area and performance exploration and optimization of digital designs Mentor other engineers and guide the technical side of relationships with external vendors, using innovative ideas to solve their design challenges, evaluate and select third-party IP, and ensure a timely and successful tapeout and product You Have MS degree in Computer Engineering, Electrical Engineering, or a related field, or equivalent practical experience 10+ years of industry experience in ASIC/SoC digital design, microarchitecture, and integration, including ownership of major design blocks or subsystems Proven track record of technical leadership driving design and execution from concept to production, and hands-on experience with multiple successful ASIC tapeouts Deep expertise in SystemVerilog for RTL design, microarchitecture, and integration Strong understanding of computer architecture, memory systems, cache coherence, and high-speed on-chip interconnects Fluency in programming/scripting languages (e.g., Python, C++) for architectural modeling, design automation, and debug Strong debug and problem-solving skills, with the ability to root-cause complex issues across hardware and software boundaries We Prefer PhD degree in Computer Engineering, Electrical Engineering, or a related field Experience in hardware/software co-design, including in mixed hardware/software datapaths, such as in the context of DSPs, GPUs, and ML accelerators Knowledge of arithmetic units, processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies. Knowledge of high performance and low power design techniques Fluency and comfort with AI tools to accelerate and improve design and debug Experience with Chisel (Scala) or other hardware DSLs for RTL generation The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process. Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements. Salary Range

$251,000—$310,000 USD

#J-18808-Ljbffr Waymo

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Staff SoC Design Engineer in Mountain View, CA vacancy
  • $175k - $280k

     ...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink,... 
    Suggested
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 days ago
  • Google is seeking an Early TPU SoC Design Engineer in Sunnyvale, CA to help shape AI/ML hardware acceleration and contribute to TPU architecture, RTL design, and verification. You will work on SoC-level RTL design, high-level integration, and cross‑functional collaboration... 
    Suggested

    Google

    Sunnyvale, CA
    22 hours ago
  • Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI Physical Design Engineer-ASICs, SoCs, VLSI Full time Sunnyvale, CA Job Description: Key Responsibilities: Block-Level Physical Design: Floorplanning & Partitioning - Define optimal floorplan with power grid, macro placements... 
    Suggested
    Full time

    Talent Groups

    Sunnyvale, CA
    5 days ago
  • Apple is seeking an ASIC Design Engineer for the Pixel IP design team. You will be responsible for complex subsystem integration and implementation...  ...functionality and timely delivery. A strong background in IP/SoC design and mult-domain clocking is required. #J-18808-Ljbffr... 
    Suggested

    Socket.dev

    Sunnyvale, CA
    2 days ago
  • SpaceX is seeking a Senior RTL Design Engineer (Silicon Engineering) in California to develop next‑gen ASICs for Starlink and space networks...  ...strengths in clock domain crossings, power optimization, and SoC integration; the role offers competitive compensation and stock... 
    Suggested

    SpaceX

    Palo Alto, CA
    3 days ago
  •  ...closely with many other teammates to ensure we design and optimize hardware and software for...  ...this hybrid role, you will report to an Engineering Director. You will: Define the...  ...Waymo's next-generation autonomous vehicle SoCs, translating system-level requirements into... 
    Full time
    Night shift

    Waymo

    Mountain View, CA
    24 days ago
  • $300k - $400k

    Job Title: Lead SoC Design Engineer - Edge AI, High-Performance ASICJob Location: San Francisco, CA or Los Altos, CA - hybridCompensation: $300K - $400K base DOE plus equityRequirements: SoC Microarchitecture, RTL Design, IP Integration (UCIe, DDR, CPU/GPU/NPU), ARM Cores... 

    CyberCoders

    Los Altos, CA
    2 days ago
  • $116k - $166k

     ...document the microarchitecture for digital designs within the TPU.Write performant, and...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...tools like Verdi or VCS.Experience with SOC implementation standards and interfaces (... 
    Worldwide

    Google

    Sunnyvale, CA
    6 days ago
  • $141.91k - $200.34k

    Job Details:Job Description: The Role and ImpactAs a SoC Logic Design Engineer, you will play a pivotal role in advancing Intel's next-generation System on Chip (SoC) designs. In this role, you will focus on developing high-quality logic designs, coding at the register... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting-edge GPUs and SOCs that power everything from AI to gaming! As a Senior SOC Design Engineer, you'll work at the forefront... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $110.6k - $140k

    DescriptionResponsibilities :Image sensor control or processing function design and verificationHigh speed interface (USB/MIPI) design and...  ....Knowledge of FPGA and emulation platforms.Knowledge of SOC architecture.Knowledge of assertion-based formal verification is... 

    Omnivision Technologies

    Santa Clara, CA
    4 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation...  ...change the world.Custom SoCs (System on Chip) live at the heart...  ...for an ASIC Physical Design Engineer to help us trail-blaze new technologies...  ...employees, supervisors, and staff; adhere to standards of... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    6 days ago
  • $141.91k - $200.34k

     ...:Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within Intel Foundry as part of the X-Chip SoC Full-Chip Integration team. This team plays...  ...Experience:Master's degree in electrical engineering or related field with minimum of 5 years... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago
  • $160k - $275k

     ...efficiently as allowed by physics, bringing the world years ahead in AI quality and availability. MatX is seeking silicon physical design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Silicon Physical Design... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • (Principal/Lead) SoC Design Verification Engineer Job Openings (Principal/Lead) SoC Design Verification Engineer About the job (Principal/Lead) SoC Design Verification Engineer As a SoC Design Verification Lead, you will be responsible to lead the DV effort for Celestial... 
    For contractors
    Night shift

    Thrive Recruitment Agency

    Sunnyvale, CA
    4 days ago
  • $160k - $275k

     ...quality and availability. MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon for high-performance...  ...closure towards various silicon milestones including design freeze and tapeoutWho You AreConcept-to-silicon experience in driving... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K...  ...SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed SoC DesignPosition OverviewAs a Sr. Staff or Principal RTL Design Engineer, you will join the... 

    CyberCoders

    Santa Clara, CA
    6 days ago
  •  ...performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ...adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... 

    AMD

    San Jose, CA
    6 days ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (SoC) designs that enable Intel's next generation of client computing and AI technologies. You will drive verification... 
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $150.98k - $218.62k

     ...more at and on LinkedIn and X.The OpportunityADI is seeking a talented and experienced Staff Design Verification Engineer to help develop next-generation eFPGA technology and the SoCs that integrate it. This role is ideal for engineers with strong digital design... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and...  ...total comp.)Requirements: Design Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog, UVMPosition... 

    CyberCoders

    Santa Clara, CA
    6 days ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Design Verification Engineer to validate the System Management Controller (SMC) and enable seamless multi-chip integration. In this role, you will... 
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $181.1k - $318.4k

    A leading technology company in Sunnyvale seeks a Sr. RFIC - PLL Design Engineer for its wireless silicon development team. The ideal candidate will design analog and digital PLL building blocks and work closely with cross-functional teams to enable wireless innovations... 

    Apple Inc.

    Sunnyvale, CA
    22 hours ago
  • $146.72k - $190.1k

    Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS...  ...responsibility for the digital architecture, design, Verilog RTL coding, implementation, and...  ...validation subsystems for integration into SoC’s (System on Chip) for mobile applications... 

    Qualcomm

    Santa Clara, CA
    5 days ago
  • Qualcomm Atheros, Inc. is seeking a physical design engineer to join our Connectivity SoC team. You will contribute to the complete physical design flow for complex, high‑speed, low‑power designs, including floorplanning, placement, routing, and timing closure. Candidates... 

    Qualcomm

    Santa Clara, CA
    22 hours ago
  • Qualcomm Atheros, Inc. is seeking an experienced ASIC engineer to independently plan and execute digital architecture, Verilog...  ...coding, and verification for next-generation wireless and wired SoCs. You will design, verify, and deliver complex ASICs through functional specs... 

    Qualcomm

    Santa Clara, CA
    5 days ago
  • $220.92k - $311.89k

    Job Details:Job Description: The Role and ImpactWe are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-edge system-on-chip (SoC) designs. In this strategic role, you will define and implement scalable... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Worldwide
    Shift work
    Night shift

    Intel

    Santa Clara, CA
    2 days ago
  • $160k - $275k

     ...workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-...  ...maintain power estimation methodologies for AI accelerator SoCs.Build and calibrate energy models for early architectural exploration... 
    Daily paid
    Full time
    Work experience placement
    Local area
    Remote work
    Monday to Friday
    Flexible hours

    MatX

    Mountain View, CA
    4 days ago
  • $167k - $209k

     ...love of the outdoors and a desire to protect it for future generations. Role Summary In this role, the Passive Safety System Design Engineer will have ownership of the passive safety system architecture and design for the next generations of Rivian electric vehicles.... 
    Full time
    Contract work
    Temporary work
    Part time
    Local area
    Shift work

    Rivian

    Palo Alto, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Staff SoC Design Engineer. Be the first to apply!