Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Tech Lead, RTL/SoC Design for AI Connectivity

Astera Labs

Astera Labs in San Jose, CA is seeking a Tech Lead Design Engineer to architect and deliver the connectivity silicon powering AI infrastructure. You will own RTL design for critical blocks from microarchitecture through synthesis, collaborating with architecture, verification, DFT and physical design teams. The role emphasizes leadership, design methodology, and pre/post-silicon debugging, with opportunities to influence tapeout schedules and chip performance. #J-18808-Ljbffr Astera Labs

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Tech Lead, RTL/SoC Design for AI Connectivity in San Jose, CA vacancy
  • Astera Labs is hiring a Tech Lead Design Engineer to architect and deliver connectivity silicon powering the world’s largest AI clusters. You’ll own RTL design for blocks from microarchitecture through tapeout, mentor juniors, and collaborate with architecture, verification... 
    Suggested

    Asteralabs

    San Jose, CA
    5 days ago
  • Astera Labs in California is hiring a Tech Lead Design Engineer to architect and deliver connectivity silicon for AI clusters. You will own RTL design from microarchitecture to tapeout and work with architecture, verification, DFT, and physical design teams. This high-impact... 
    Suggested

    Socket.dev

    San Jose, CA
    5 days ago
  • $136k - $218.5k

     ...the unlimited potential of AI to define the next era of computing...  ...how NVIDIA's ASIC engineers design chips — building tools,...  ...team working across SoC design, RTL, and build infrastructure, and...  ...Experience with SoC integration — IP connectivity, clock/reset automation, or... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $150k - $220k

     ...Description Ready to make connectivity from space universally...  ...change the design, economics, manufacturing...  ...seeking a skilled and driven SoC Platform Engineer to take...  ...: Proficiency in RTL design and verification...  ...artificial intelligence (AI) tools to support parts... 
    Suggested
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    3 days ago
  • A semiconductor startup in Sunnyvale is seeking an experienced RTL Design Tech Lead to drive micro-architecture and RTL development for complex ASIC/SoC programs. The role requires 10+ years of experience in RTL design and leadership skills, guiding teams from architecture... 
    Suggested

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • $220k - $250k

     ...collaborate towards our shared purpose. About the role We're looking for a seasoned RTL Design Tech Lead to drive micro-architecture, RTL development, and technical execution for complex ASIC/SoC programs. This role combines deep hands-on design expertise with technical... 

    Bolt Graphics, Inc.

    Sunnyvale, CA
    4 days ago
  • $186.9k - $267.7k

     ...and Wireless products. We design the networking hardware...  ...design cycle from RTL and insertion to ATPG, simulation...  ...frameworks and leverage AI-driven automation to...  ...similar)Prior experience with SoC integration and cross-...  ...data and infrastructure connect and protect... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    20 hours ago
  • $186.9k - $267.7k

     ...platforms central to the AI era, powering Cisco...  ...development—from design to qualification to...  ...complex networking SoCs, ensuring high-...  ...with architecture, RTL, emulation, FPGA, and...  ...silicon bring-up.Lead complex debug efforts...  ...and infrastructure connect and protect... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $183k - $247.6k

     ...Acceleration (MLA) team develops the Inferentia and Trainium SoCs that are used to power today’s AI workloads in datacenters all around the world. As a...  ...modeling and estimating power at every stage of the design from early RTL to final netlist and by driving ways to reduce power... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • Astera Labs is seeking a Tech Lead Design Engineer to own RTL design for critical connectivity blocks powering AI infrastructure. You will drive from microarchitecture to tapeout, delivering synthesizable Verilog/SystemVerilog with emphasis on timing, CDC, and low-power... 

    Astera Labs

    San Jose, CA
    4 days ago
  • $174k - $252k

    Design and implement Android and Microcontroller unit (MCU) device...  ...Collaborate closely with EE, MicroXR connectivity and power teams to optimize the E2E connectivity solution.Lead technical engagements with...  ..., mobile, and now, AI. Google's XR team is at the forefront... 

    Google

    San Jose, CA
    2 days ago
  • $120k - $220k

     ...Job Description Ready to make connectivity from space universally...  ...will fundamentally change the design, economics, manufacturing and...  ...real-time software on advanced SoC platforms. This role involves...  ...use artificial intelligence (AI) tools to support parts of the... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    3 days ago
  • Develop software and tools to automate SoC design and build flows to increase ASIC engineering efficiency. Partner with design and verification...  ...Structures, SoC Integration, Synopsys Fusion Compiler, Agentic AI Coding Tools Benefits: Competitive salaries, Comprehensive... 

    NVIDIA AI

    Santa Clara, CA
    5 days ago
  • $175k - $275k

     ...Systems builds the world's largest AI chip, 56 times larger than GPUs...  ...Cerebras to deliver industry-leading training and inference speeds;...  ...The RoleAs a lead front-end design engineer, you will be a key part...  ...role requires deep expertise in RTL design and integration, with a... 

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $138k - $197k

     ...microarchitecture for digital designs within the TPU.Develop...  ...Transfer Level (RTL) code, primarily in SystemVerilog...  ...of RTL.Experience with SOC implementation standards...  ...to shape the future of AI/ML hardware acceleration...  ...the future of world-leading hyperscale computing, with... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $186.9k - $267.7k

     ...hardware platforms central to the AI era, powering Cisco’s core...  ...full product development—from design to qualification to production—...  ...specification reviews.Implement Verilog RTL to meet timing and performance...  ...how data and infrastructure connect and protect organizations in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    2 days ago
  • $184k - $287.5k

    NVIDIA is seeking a highly influential Generative AI Technical Engagement Lead to evangelize for, drive, and support the seamless adoption and...  ...Especially valuable in AI research collaborations.Skilled at connecting with engineers, researchers, executives, and multi-... 
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $210.6k - $305.1k

     ...hardware platforms central to the AI era, powering Cisco’s core...  ...full product development—from design to qualification to production—...  ...enhancements.Work closely with RTL, DFT, implementation, EDA vendors...  ...revolutionizing how data and infrastructure connect and protect organizations in... 
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $160k - $200k

     ...ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By...  ...Astera Labs is hiring a Tech Lead Design Engineer to help architect...  ...team. Key Responsibilities RTL Design & Implementation...  ...Ethernet, or similar) and SoC integration Preferred Qualifications... 
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • Google is seeking a Software Engineering Manager to lead the AR/MicroXR connectivity initiatives. You will guide multi-team efforts across XR OS connectivity...  ...Bluetooth and Wi‑Fi), mentor engineers, and shape system designs while delivering robust, low-latency experiences for... 

    Google

    San Jose, CA
    15 hours ago
  • $193.93k - $291.15k

     ...profound opportunity for AI to drive positive...  ...safer, easier, and more connected. Nuro has raised over...  ...Rowe Price, and other leading investors. About the...  ...requirements into cohesive system designs, mentor engineers, and...  ...record of acting as a Tech Lead on complex... 
    Full time
    Immediate start
    Remote work
    Flexible hours

    Nuro

    Mountain View, CA
    5 days ago
  • $175k - $275k

    A leading AI hardware company in Sunnyvale, California is looking for a lead front-end design engineer. In this role, you will focus on chip design and collaboration with various...  ...candidates will have over 10 years of experience in RTL design and a master's degree in computer... 

    Cerebras Systems

    Sunnyvale, CA
    4 days ago
  • $207k - $300k

     ...service remediation.Own architectural and design decisions for the platform, collaborating...  ...technologies that change how billions of users connect, explore, and interact with information...  ...delivering a groundbreaking, on-premises AI supercomputer—the next evolution of Google... 

    Google

    Sunnyvale, CA
    1 day ago
  • $214.1k - $309.8k

     ...encompassing System/Board Design, Circuit Board...  ...product lifecycle—from RTL design and NPI...  ...transition of complex SoC products from development...  ...DPPM to industry-leading lows.Data-Driven...  ...and infrastructure connect and protect organizations in the AI era - and beyond. We... 
    Full time
    Temporary work
    Work at office
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    1 day ago
  •  ...telemetryDrives technical excellence from design through deploymentDrives all HW & SW...  ...critical data center infrastructure for AI, cloud, and hybrid cloud and advances technologies...  ...Advanced Technology Solutions (ATS) and Connectivity and Cloud Solutions (CC):ATS: This... 
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica

    San Jose, CA
    4 days ago
  • $174k - $252k

    Help design/scale/deliver/lead an automated application evaluation framework including: intelligent application...  ...using computer vision and LLMs, AI vision models to detect spatial layout...  ...that change how billions of users connect, explore, and interact with information... 

    Google

    San Jose, CA
    1 day ago
  • $184k - $287.5k

     ...into the unlimited potential of AI to define the next era of...  ...What does it take to turn chip-design intent into reliable production...  ...increasingly complex chips. We connect layered configuration, generated...  ...EDA workflow experience across RTL, synthesis, place-and-route, timing... 
    Full time
    Immediate start

    Nvidia

    Santa Clara, CA
    5 days ago
  • $262k - $365k

     ...high-impact projects; design, develop, test, and deploy...  ....7 years of experience leading technical project...  ...Intelligence/Machine Learning (AI/ML) recommendations.8...  ...how billions of users connect, explore, and interact...  ...In this role, you will tech-lead a team of AI/ML software... 

    Google

    Mountain View, CA
    1 day ago
  • $207k - $300k

    Lead the technical strategy and architecture of next-generation control...  ...-available ML network fabrics.Design and implement agentic SDLC,...  ...change how billions of users connect, explore, and interact with...  ...hardware across the full stack.The AI and Infrastructure team is... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $207k - $300k

     ..., from initial software design and hardware bring up, through...  ...in display devices and SoCs subsystems, and apply it...  ...acting as a technical lead for small/medium-sized...  ...how billions of users connect, explore, and interact with...  ...the best of Google AI, software, and hardware.... 

    Google

    Mountain View, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Tech Lead, RTL/SoC Design for AI Connectivity. Be the first to apply!