Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Engineer

$170.3k - $221.5k

Qorvo

Principal Design Engineer

Qorvo supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Locations considered for this role: San Jose, CA or Cedar Rapids, IA.

POSITION DESCRIPTION

We are looking for an experienced RF power amplifier (PA) design engineer in our advanced development team who will deliver new and innovative solutions for cellular and Wi-Fi applications in frequency range from 700 MHz to 7 GHz. The successful candidate will be responsible for the feasibility study, design, simulation, and layout of the GaAs PA IC as well as the accompanying laminate/IPD based matching networks using ADS and various EM simulation tools to meet simultaneous power, bandwidth, efficiency, and linearity requirements. This position also requires hands-on RF tuning skills at the bench alongside technicians and applications engineers to optimize the PA performance, and extensive data analysis skills to validate the design over PVT and VSWR. The successful candidate is also expected to mentor others in design concepts and best practices, and publish novel design work through internal/external reports, seminars, conferences and invention disclosures. This is a high visibility position and you will have the opportunity to interface with various product organizations and cross-functional teams in the company.

Requirements:

  • Demonstrated experience in cellular or Wi-Fi PA design using GaAs HBT based technologies.
  • Strong understanding of various high-efficiency and high-linearity PA design techniques and architectures including load and supply modulation.
  • Solid knowledge of GaAs HBT device physics over temperature, voltage/current and frequency.
  • Extensive experience in linear/nonlinear ADS simulations, and EM simulations through FEM, Momentum and/or HFSS.
  • Strong background in RF/microwave engineering, electromagnetics, analog circuits and wireless communications.
  • Must be experienced with RF/microwave test equipment such as network analyzer, probe station, source/load pull system, and signal sources/analyzers that deal with modulated signals.
  • Strong teamwork, communication, organization, and documentation skills.
  • Ability to work in a fast-paced environment to meet customer needs and schedules.
  • Detail oriented to ensure delivery of high yielding designs with good margin to specifications.
  • Bachelor's degree with 8+ years of related work experience and/or post-graduate degree is required.

Desired Qualifications:

  • Experience designing RFIC/MMIC and analog circuit blocks such as PAs, switches, LNAs, phase shifters, and/or attenuators using pHEMT, SiGe and/or SOI/CMOS-based technologies.
  • Experience with various PA linearization techniques.
  • Knowledge of Cadence and AWR Microwave Office schematic capture, layout and simulation tools is a plus.
  • Knowledge of data analysis and programming tools such as MATLAB, JMP, Spotfire, and AEL is a plus.
  • Published authorship in technical journals, conferences and/or magazines.
  • 15+ years of experience with M.S. or Ph.D. degrees is preferred.

Competitive base salary commensurate with experience: $170,300.00 - $221,500.00, relevant for the California Bay Area (subject to change dependent on physical location). Posted salary ranges are made in good faith. Qorvo reserves the right to adjust ranges depending on the experience/qualification of the selected candidate as well as external competitiveness and internal comparability. Base compensation is one element of Total Rewards offered at Qorvo. More information on the Total Rewards package can be shared upon request.

Qorvo is an Equal Employment Opportunity (EEO) employer and welcomes all qualified applicants. Applicants will receive fair and impartial consideration without regard to any characteristics protected by applicable law, including race, color, religion, sex (as defined by law), national origin, age, military or veteran status, genetic information, or disability.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Principal Design Engineer in San Jose, CA vacancy
  • $248.4k

     ...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership capabilities to build complex system designs for Configuration, Security, Processor, Memory and High‑Speed interfaces based on application requirements. The individual... 
    Suggested
    Night shift

    Lattice Semiconductor

    San Jose, CA
    1 day ago
  • $190k - $270k

     ...Detailed Description AI Architecture & Development: Lead the hands‑on design and coding of RAG (Retrieval‑Augmented Generation) architectures and agentic workflows. Build systems that allow hardware engineers to "query" complex design rules and legacy data with high... 
    Suggested
    Temporary work
    For contractors
    Work at office
    Shift work
    Night shift

    Celestica

    San Jose, CA
    4 days ago
  •  ...Cadence Cadence is a pivotal leader in electronic design, building upon more than 30years of computational software expertise. The...  ...Position Requirements / Qualifications BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 
    Suggested

    Cadence Inc

    San Jose, CA
    1 day ago
  • $142k - $222k

     ...Develop hardware solutions to be integrated into common platform designs including processors, high speed serial interfaces, NPUs, FPGAs...  ...with design, software/firmware, mechanical and thermal engineers. Lead the design of DC-DC switch-mode power supplies and component... 
    Suggested
    Night shift

    Celestica

    San Jose, CA
    1 day ago
  • $145.8k

     ...Job Description ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the design of high performance analog and mixed-signal circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation... 
    Suggested
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    2 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 

    ACL Digital

    San Jose, CA
    1 day ago
  • $176k - $298k

     ...transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. The Principal Design Engineer in Micron's NVEG organization contributes to the development of new memory products by assisting with the overall design,... 
    Full time
    Local area
    Immediate start

    Micron Technology

    San Jose, CA
    3 days ago
  • $200k - $351k

     ...State/Province: California City: San Jose General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code: SPR-ENG-DSGN Summary Thank you for checking us out! If... 
    Local area

    Celestica

    San Jose, CA
    4 days ago
  • $185k - $230k

     ...architectures to meet their unique infrastructure requirements. Discover more at Role Overview Join Astera Labs as a Principal Digital Design Engineer to architect and implement next-generation digital designs for high-performance AI connectivity solutions. You'll own... 
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential... 
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips...  ...include project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 

    Macpower Digital Assets Edge

    Santa Clara, CA
    4 days ago
  • $158.6k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology. This... 
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    12 hours ago
  • $153k - $290k

     ...Design Verification Engineer GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint... 
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    12 hours ago
  • $158.6k - $237.6k

     ...Design Verification Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    12 hours ago
  • $185k - $230k

     ...architectures to meet their unique infrastructure requirements. Discover more at Role Overview Astera Labs is looking for a Principal Design Verification Engineer with a passion for breaking complex designs and developing innovative verification strategies for next-generation... 
    Work experience placement
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $180k - $230k

    Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC)remote type: Onsitelocations: San Jose, CAtime type: Full timeposted on: Posted 30+ Days Agojob requisition id: R-529Monolithic Power Systems, Inc. (MPS) is one of the fastest growing... 
    Remote work
    Worldwide

    Monolithic Power Systems

    San Jose, CA
    4 days ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will architect and develop advanced verification environments, create comprehensive test plans, and collaborate with cross-... 

    Veriipro

    Santa Clara, CA
    2 days ago
  •  ...secured our first defense and commercial customers, and are preparing to scale the team 3X. The Role We’re looking for a Principal RFIC Design Engineer to join the core design team. You’ll design, simulate, and validate mmWave front‑end circuit blocks for our next‑... 
    Work at office
    Flexible hours

    Oso Semiconductor

    Mountain View, CA
    1 day ago
  • $139.9k - $274.8k

     ...Overview Join to apply for the Principal Design Engineer role at Microsoft . Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud... 
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    1 day ago
  • $164.8k - $226.6k

     ...Principal Product Engineer SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience...  ...in Systems Engineering, Silicon Characterization, Circuit Design or MEMS Design are preferred. Qualified candidates can be a... 

    SiTime

    Santa Clara, CA
    1 day ago
  • $154k - $286k

     ...Post Silicon Memory Product Engineer At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise... 

    Cadence Inc

    San Jose, CA
    4 days ago
  • $210.87k - $329.86k

     ...USA  State/Province: California  City:  San Jose  Summary We are seeking a high-impact, visionary Senior Principal AI Engineer to architect, design, and oversee the next generation of our enterprise hardware intelligence platform. In this role, you will be the... 
    Temporary work
    Work at office
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    4 days ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or their Folsom, CA facility. Kratos Defense & Security Solutions, Inc. (NASDAQ:KTOS) develops and fields transformative, affordable... 
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    a month ago
  • $208k - $367k

     ...forward-thinking Senior Director, Technical Engineer for a leading role in a critical...  ...Technical Engagement: Serve as the principal technical advisor and leader for a key customer...  ...strategic objectives. Architect and design innovative solutions that leverage... 
    Work at office
    Local area

    Celestica

    San Jose, CA
    2 days ago
  • $142k - $222k

     ...this information over at least one piece of hardware that we designed, developed, manufactured or service. Celestica is the brand behind...  ...top 5 networking OEMs, and the top 3 non-X86 server providers engineering solutions for this generation and the next. Our customers... 
    Night shift

    Celestica International LP

    San Jose, CA
    11 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    25 days ago
  •  ...Job Description Job Description Principal Design Verification Engineer We are looking for an experienced and passionate Principal Engineer / Manager to join our team. In this role, you will be responsible for hands-on technical work while creating & managing the... 
    Ongoing contract
    Local area

    Cybercoders

    San Jose, CA
    23 days ago
  •  ..., analog, power, and SoC products, delivering trusted embedded design innovation that shapes the way we live, work, and connect. As...  ...Description We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging... 
    Hourly pay
    Temporary work
    Local area
    Remote work
    Flexible hours

    Renesas Electronics

    San Jose, CA
    4 days ago
  •  ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and... 
    Full time
    Temporary work
    Work at office

    Arrow Electronics, Inc.

    San Jose, CA
    6 hours ago
  • $164.8k - $226.6k

     ...Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that support internal...  ...initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teams Define and drive system-... 

    SiTime Corporation

    Santa Clara, CA
    8 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Engineer. Be the first to apply!