Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Verification Engineer

$158.6k - $317.8k

Bright Vision Technologies

Bright Vision Technologies is a forward-thinking software development company dedicated to building innovative solutions that help businesses automate and optimize their operations. We leverage cutting-edge technologies to create scalable, secure, and user-friendly applications.
As we continue to grow, we’re looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology.

This is a fantastic opportunity to join an established and well-respected organization offering tremendous career growth potential.

Job Title: Principal Design Verification Engineer
Location: Santa Clara, CA (Onsite)
Salary: $158,600 - $317,800
Bonus + RSUs
Job Summary
We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC/ASIC designs. The ideal candidate will have strong expertise in SystemVerilog, UVM, and functional verification, along with a proven track record of successful SoC tape-outs.
Responsibilities
  • Lead Design Verification efforts for complex SoC projects.
  • Develop and maintain verification environments using SystemVerilog and UVM.
  • Create verification test plans, develop tests, and drive coverage closure.
  • Debug verification failures and work closely with design teams.
  • Develop automation tools using Python or Perl.
  • Support boot code verification and multi-core SoC validation.
  • Mentor and lead verification engineers.
Required Skills
  • 10+ years of Design Verification experience (or MS/PhD with 5+ years).

  • Strong experience with SystemVerilog and UVM.

  • Experience with SoC/ASIC verification and successful tape-outs.

  • Expertise in constrained-random and coverage-driven verification.

  • Python or Perl scripting experience.

  • Experience with EDA verification tools.

  • Strong Linux, C++, and Object-Oriented Programming skills.

  • ARM Assembly experience preferred.

Education
  • BS/MS/PhD in Computer Engineering, Electrical Engineering, Computer Science, or related field
Relocation Assistance Available
Visa Sponsorship Available

Would you like to know more about this opportunity? For immediate consideration, please send your resume to  View email address on click.appcast.io or contact us at View phone number on click.appcast.io

Bright Vision Technologies, we are committed to equal employment opportunities and fostering an inclusive work environment. If you require accommodations during the recruitment process, please let us know.

Position offered by “No Fee agency.”

​​

Equal Employment Opportunity (EEO) Statement

Bright Vision Technologies (BV Teck) is committed to equal employment opportunity (EEO) for all employees and applicants without regard to race, color, religion, sex, sexual orientation, gender identity or expression, national origin, age, genetic information, disability, veteran status, or any other protected status as defined by applicable federal, state, or local laws. This commitment extends to all aspects of employment, including recruitment, hiring, training, compensation, promotion, transfer, leaves of absence, termination, layoffs, and recall.

BV Teck expressly prohibits any form of workplace harassment or discrimination. Any improper interference with employees' ability to perform their job duties may result in disciplinary action up to and including termination of employment.

Vacancy posted 8 hours ago
Similar jobs that could be interesting for youBased on the Principal Design Verification Engineer in Santa Clara, CA vacancy
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential... 
    Principal
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips for both...  ...project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 
    Principal

    Macpower Digital Assets Edge

    Santa Clara, CA
    4 days ago
  • $153k - $290k

     ...Design Verification Engineer GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint... 
    Principal
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    8 hours ago
  • $158.6k - $237.6k

     ...Design Verification Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.... 
    Principal
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    8 hours ago
  • We are seeking an experienced Principal Design Verification Engineer to lead verification activities for complex SoC designs. The ideal candidate will architect and develop advanced verification environments, create comprehensive test plans, and collaborate with cross-... 
    Principal

    Veriipro

    Santa Clara, CA
    2 days ago
  • $185k - $230k

     ...architectures to meet their unique infrastructure requirements. Discover more at Role Overview Astera Labs is looking for a Principal Design Verification Engineer with a passion for breaking complex designs and developing innovative verification strategies for next-generation... 
    Principal
    Work experience placement
    Flexible hours

    Astera Labs

    San Jose, CA
    2 days ago
  • $158.6k - $317.8k

     ...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position Summary... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    24 days ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    24 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 
    Principal

    ACL Digital

    San Jose, CA
    1 day ago
  •  ...wide recognition, have assembled a world‑class engineering team and just closed a record funding round. They're hiring a verification engineer to help build their verification...  ...infrastructure and test cases in collaboration with the design team Debug failures, create and track issues... 

    Platform Recruitment

    San Jose, CA
    1 day ago
  •  ...experience. Job Requirements Architect block and full-chip verification environments using HVLs and constrained random techniques for...  ...in C, SV, UVM. Debug RTL and Gate simulations and work with design engineers to verify fixes. Write diagnostics for validation of FPGA prototype... 

    Mirafra Technologies

    San Jose, CA
    1 day ago
  • $168k - $336k

     ...As a senior Design Verification engineer, you will employ GenAI and agentic tools to build a design verification environment with an innovative workflow that improves verification efficiency and quality. You will demonstrate clear value in enabling schedule left‑shift... 
    Full time
    Local area
    Shift work

    Micron Technology

    San Jose, CA
    3 days ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Local area
    Shift work

    Altera

    San Jose, CA
    1 day ago
  •  ...our services based on turnkey, Offshore design center (ODC) or staff augmentation. Services...  ...ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based validation, DFT,...  ...causes, and collaborate with design engineers to resolve issues. Drive functional and... 

    Prodapt

    Sunnyvale, CA
    1 day ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure and Oracle. THE PERSON: We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership and the ability to drive verification closure on complex, high‑performance ASIC designs... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    5 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The Role As a Senior CPU Design Verification Engineer, you will join a CPU testbench infrastructure team responsible for building scalable verification environments for next-... 

    AMD

    Santa Clara, CA
    1 day ago
  • $200k - $300k

     ...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles... 
    Flexible hours

    Ethernovia

    San Jose, CA
    8 hours ago
  • $130k - $160k

     ...Team Credo is seeking a Design Verification Engineer to ensure the quality and performance of complex digital designs through rigorous verification. You’ll develop and execute verification plans, build scalable reusable testbenches, write SV‑UVM sequences, debug issues... 

    Credo

    San Jose, CA
    1 day ago
  • $119.8k - $258k

     ...We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. Responsibilities Develop and execute... 
    Full time

    Sintegra

    Sunnyvale, CA
    1 day ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    4 days ago
  • $106.4k - $172.15k

     ...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation firewall products meet or exceed industry-leading requirements for features, performance, and reliability. You will define... 
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    2 days ago
  •  ...Location: San Jose, CA Looking for engineers with strong protocol expertise to verify industry-standard interface IPs such as PCIe, DDR...  ...ingAnalyze protocol-level failures and debug iss uesWork with design teams to ensure spec complia Required Ski lls: Strong knowledge... 

    Lorven Technologies

    San Jose, CA
    1 day ago
  • $120k - $240k

     ...cloud inference services. Key Responsibilities Work with architects, designers, post‑silicon, and software engineers to ensure a high‑quality design that works for silicon. Develop and implement verification strategies, detailed tests, and coverage plans based on micro‑... 
    Remote work

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    4 days ago
  •  ...Job Ti tle: Design Verification Engineer Location: Sunnyvale, CA Job Type: Full-time Work Arrangement: Onsite role, Work from Client Office - 5 days a week Interview: Two rounds of Video interview Job Description: We are seeking a talented... 
    Full time
    Work at office

    Abode Tech Zone

    Sunnyvale, CA
    3 days ago
  •  ...Overview We are seeking a highly motivated Design Verification Engineer to join our Interface IP DV team . In this role, you will collaborate closely with architects, designers, and external vendors to ensure that architecture requirements are fully implemented across... 

    7Rays Semiconductors

    San Jose, CA
    1 day ago
  •  ...Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking Design Verification Engineer for one of our client, Please share your resume with current location & full contact info Job Title: Design... 

    Rootshell Enterprise Technologies

    Santa Clara, CA
    5 days ago
  •  ...Black Sesame Technologies is seeking motivated and detail-oriented individuals to join our team as Engineer, Design Verification . This is a great opportunity to be part of a fast-paced environment working on next-generation automotive SoCs. You will be involved in developing... 
    Internship

    Black Sesame Technologies Inc

    San Jose, CA
    1 day ago
  •  ...Together, we advance your career. Together, we advance your career. The Role We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... 

    AMD

    San Jose, CA
    1 day ago
  •  ...modems and transceiver link controllers that power communication for millions of users worldwide. **Description** As a Design Verification Engineer, you'll be at the center of our silicon design group's verification efforts, ensuring the quality and reliability of next... 
    Worldwide
    Night shift

    Apple

    Sunnyvale, CA
    4 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Verification Engineer. Be the first to apply!