SoC Debug & Trace Engineer - High-Performance, Low-Power
$126.8k - $220.9kApple Inc.
A leading tech company in Sunnyvale is seeking an experienced engineer to join its wireless silicon development team. This role involves designing CPU-based subsystems and ensuring effective collaboration across functional areas. Candidates should have a Bachelor's degree, with knowledge in ASIC design flow and proficiency in HDL languages like Verilog. The company offers a competitive salary range from $126,800 to $220,900, comprehensive benefits, and employee stock options. #J-18808-Ljbffr Apple Inc.
Vacancy posted 14 hours ago
Similar jobs that could be interesting for youBased on the SoC Debug & Trace Engineer - High-Performance, Low-Power in Sunnyvale, CA vacancy
- Velaura in Santa Clara is seeking a CPU RTL Engineer to design RTL for their next-generation Physical AI SoC. The role involves optimizing CPU cores and collaborating with various engineering teams to bring innovative concepts to production silicon. Ideal candidates will...Performance
$126.8k - $190.9k
...California is seeking a Pixel IP DMA Design Engineer. In this role, you will collaborate... ...and design teams to build high-performance and low-power DMA engines. The ideal candidate should... ...preferred experience in multimedia IP/SoC design. The position offers a competitive...Performance$105k - $260k
...building the highest-performance RISC-V CPUs on the planet... ...to work alongside engineers who built iconic processors... ...Micro - YouTube. CPU/SOC Power Analysis &... ...industry experience with high performance CPU or GPU... ...architecture Knowledge of low power ASIC design and...PerformanceContract workWork at office- ...Team to overcome new design challenges and create innovative, low-power circuits. Candidates should have at least 6 years of experience... ...verification of SRAM. A Master's in Electrical or Computer Engineering is preferred. NVIDIA champions diversity and is an equal opportunity...Performance
- ...motivated system software engineers to join NVIDIA’s... ...firmware for ARM SoCs, impacting product... ...and implement power management policy... ...management. Triage and debug various software... ...outstanding performance and efficiency. Develop... ...employer. As we highly value diversity in...Performance
- ...Inc. in Santa Clara, California is seeking Circuits Engineers to join their silicon design group. The role involves designing and debugging advanced custom digital megacells used in high-performance, low-power SOCs. The ideal candidate will have experience with low voltage...Performance
$147.4k - $272.1k
...reality. You and your team will apply engineering fundamentals and start from scratch... ...Circuits Engineers to design and debug advanced custom digital megacells (SRAM... ...accelerators data path) used in a high performance / low power SOC. Description Imagine yourself at the...PerformanceRelocation- ...As a Signal Integrity Engineer in Networking Technology... ...-leading reliability, performance, and efficiency. This... ...interconnects of high-speed Serializer/Deserializer... ...like silicon corners, trace impedance, routing... ...Support lab validation and debugging to correlate with the...Performance
- Qualcomm is seeking talented engineers for RISCV CPU RTL development, focusing on high-performance, low-power devices in Santa Clara, California. You will contribute to architecture and product definition and be responsible for the implementation of various CPU system...Performance
$140k - $190k
.... SR. SIGNAL AND POWER INTEGRITY ENGINEER, SATELLITES (STARLINK... ...stage, package performance evaluation,... ...qualification, and general debug across all phases... ...optoelectronics High‑speed and high‑... ..., FPGAs, SoC, or ASICs with complex... ...Experience with low loss laminates, high...PerformancePermanent employmentTemporary workWorldwideWeekend work- A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate will possess 1-2 years of experience in circuit design and a...Performance
$147.4k - $272.1k
...leading technology company seeks Circuits Engineers located in Santa Clara, California. You... ...design advanced custom digital megacells for high-performance SOCs. The role includes collaborating on circuit design to improve chip power efficiency and validating specifications....Performance$100k - $166.75k
Low Power ASIC Engineer - New College Grad 2026 page is loaded## Low Power ASIC... ...of energy-efficient GPU and SOC architectures. We are continually... ...improve our simulation and debug efficiencies.**What we need... ...opportunity employer. As we highly value diversity in our...$140k - $210k
...candidate for the ASIC Design Team to implement and verify advanced Design for Test/Debug techniques. The ideal candidate will have 10+ years of experience in DFT methodologies, focusing on low power, multi-voltage designs. Responsibilities include DFT pattern generation and...$158.76k - $194.04k
...architecture, providing high‑performance, data‑intensive... ...SiFive seeks a Power‑Management/Reset/Clock... ...and RTL Design Engineer to design industry... ...in CPU and SoC clocking, reset, and... ...Understanding of DFT, MBIST, debug and error handling... ...with AMBA Low Power Protocol Interface...PerformanceFlexible hours$155k - $185k
A leading technology firm in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer to design advanced circuits for low power and high performance applications. The position is part of a collaborative team focused on cutting-edge technologies. Candidates should have...Performance$158.76k - $194.04k
...to the highest performance and most data-intensive... ...for hardware engineers who are... ...of choice for SOC designs across... ...designing hardware as highly-configurable... ...development.As a Power-Management/... ...of DFT, MBIST, Debug and Error handling... ...with AMBA Low Power Protocol...PerformanceWork experience placementFlexible hours- ...looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology... ...-architecture specifications and design low-power solutions within the full ASIC... ...design, low power strategies, and silicon debug. This role offers a competitive salary and...
$176.3k - $264.5k
...Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group >... ...WiFi (802.11x) technology, SOC Design, Low Power micro-architecture, Power... ...actively participate in debug phase. The candidate will work... ...bonus). In addition, our highly competitive benefits...Work experience placementWork from home$167.1k - $250.7k
Qualcomm is hiring talented engineers for CPU RTL development in Santa Clara, California. In this role, you will work with chip architects to define micro-architecture and assist in product life cycle management. The ideal candidate will have an MS degree in Computer or...Performance$158.8k - $218.1k
Senior Engineer, SoC Architecture - Memory Subsystem and Interconnect... ...devices). We are defining the high-performance SoC architecture development... ...interface, performance and power tradeoffs. Position Responsibilities... ...product teams to verify and debug the proposal and its...PerformanceFull timeWork at office$125k - $275k
...constrained by power, memory... ...architects and engineers to rethink how... ...Physical AI SoC. In this role... ...architects, performance modelers, software... ...help deliver high‑performance,... ...Design for low power: clock... ...optimization. Strong debugging and problem‑... ...debug spec, trace, and platform...PerformanceFlexible hours- Intel Corporation is seeking an experienced SoC Integration Engineer for their Unified Intel Chassis team in Santa Clara, California. This role involves integrating and developing high-performance Network-on-Chip platform solutions, collaborating with architecture and...PerformanceNight shift
- Google Inc. is hiring a Software Engineer III in Mountain View, CA, specializing in Pixel performance and SoC. The role involves enhancing power efficiency and evaluating design choices across software and hardware for the latest Pixel releases. Qualifications include a...Performance
$141.91k - $269.1k
...Network-on-Chip technologies that power multiple SoCs inside Intel. We create high-performance, reusable IP components that... ...an experienced SoC Integration Engineer to join our world‑class team to... ...implementation constraints Support debug, validation, and bring‑up activities...PerformanceLocal areaShift workNight shift$181.1k - $318.4k
...next groundbreaking Apple product!Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our innovative products... ...or VHDL Experience with simulators and waveform debugging process Preferred Qualifications Expertise in one...PerformanceRelocation- ...ROLE AMD’s Datacenter Performance Group is seeking talented, motivated engineers to drive the Power Constrained Performance... ...modeling (HW‑IP, SoC, Multi‑GPU nodes/clusters... ...and Power/Performance debug Analyzing key workloads... ...desirable, especially low power design...Performance
- ...Define best‑in‑class power delivery design and... ...for GPU, HBM, and high‑speed SerDes... ...and mechanical teams Perform PI extraction and simulation... ...and specifications Debug complex system‑... ...PhD in Electrical Engineering or a related field,... ...for high‑current, low‑voltage rails within...PerformanceWork experience placement
- NVIDIA Gruppe is looking for a Senior ASIC Power Engineer in Santa Clara, California. This role involves designing hardware accelerators... ...and datacenter platforms. The ideal candidate will develop high-performance designs and work collaboratively with various teams. The...Performance
$136k - $218.5k
Senior Power Analysis and Optimization Engineer, AI-LLM Systems page is loaded##... ...‑efficient GPUs and SoCs in the industry. As... ...optimizations for power* Perform comparative power... ...data movement, and low‑power design.* Familiarity... ...employer. As we highly value diversity in...Performance
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to SoC Debug & Trace Engineer - High-Performance, Low-Power. Be the first to apply!
Related searches
- energy efficiency engineer Sunnyvale, CA
- power integrity engineer Sunnyvale, CA
- power engineer Sunnyvale, CA
- senior power electronics engineer Sunnyvale, CA
- senior energy engineer Sunnyvale, CA
- lead power electronics engineer Sunnyvale, CA
- energy engineer Sunnyvale, CA
- lead performance test engineer Sunnyvale, CA
- acting performance Sunnyvale, CA
- performance test engineer Sunnyvale, CA