Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Engineer

$165k - $241.4k

Webex Events (formerly Socio)

Physical Design Engineer

As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:

  • Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 3nm).
  • Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies.
  • Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools.
  • Implement and manage timing ECO strategies using tools like Tweaker/PrimeTime.
  • Analyze quality and efficiency gaps, recommend tool, flow, and methodology improvements.
  • Collaborate with RTL, DFT, EDA vendors, and tool owners to drive design and implementation efficiency.
  • Evaluate and implement new timing methodologies; provide creative debugging solutions.
  • Contribute to best practices and drive methodology alignment across projects.
Minimum Qualifications
  • Bachelor's degree in Electrical or Computer engineering and 7+ years of ASIC Design experience, or Master's degree in Electrical or Computer engineering and 4+ years of ASIC Design experience, or PhD in Electrical or Computer engineering + 1 year of ASIC Design experience
  • Experience with RTL2GDSII flow and design tapeouts in 7nm/5nm/3nm or below process technologies.
  • Experience working with EDA tools like Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre/Pegasus.
Preferred Qualifications
  • Experience working on Fullchip activities; including floor-planning, power-grid planning, partitioning and pin-assignment.
  • Experience with hierarchical design, timing closure, physical design convergence, and power integrity analysis.
  • Experience with static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
  • Experience with custom clock (H-Tree or Mesh) at chip level.
  • Experience with Python and usage of AI tools by giving accurate prompts
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;
  • 1% of incentive target for each 1% of attainment between 75% and 100%; and
  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$165,000.00 - $277,600.00

Non-Metro New York state & Washington state:

$146,700.00 - $247,000.00

* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer in San Jose, CA vacancy
  • $120k - $192k

     ...Broadcom is searching for an ASIC top level floorplan Physical Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and PCIe Switch Products. More specifically... 
    Suggested
    Local area
    Remote work

    Broadcom Corporation

    San Jose, CA
    16 hours ago
  •  ...We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting-edge applications... 
    Suggested
    Local area

    Texas State Library and Archives Commision

    Milpitas, CA
    4 days ago
  • $181.1k - $318.4k

     ...than we found it. Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design. Description As a CPU Physical Design Engineer, you will drive or participate in the following... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    4 days ago
  •  ...Physical Design Engineer Building AI chips that are hard-coded for individual model architectures. Physical Design Engineer Seeking exceptional PD engineers to join our team. The candidate will be responsible for working with 3rd party design... 
    Suggested

    Ethan Alexander Group, Inc.

    Cupertino, CA
    2 days ago
  • $210k - $250k

     ...switches. This is the first silicon and system designed from the ground up for AI and the...  ...in execution mode and has a world-class engineering team with decades of experience in state...  ...learn more. Key Responsibilities Define the Physical Assembly of SOC. Involving all aspects... 
    Suggested

    Eridu Corporation

    Saratoga, CA
    16 hours ago
  • $150.4k - $277.6k

     ...SoC Physical Design Engineer, STA/Timing Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could... 
    Relocation

    Apple

    San Jose, CA
    4 days ago
  • $126.8k - $220.9k

     ...Cupertino, California, United States Hardware Description As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  •  ...Title: Physical Design Engineer Location: 100% Remote Duration: Long Term Contract role Responsibilities Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, floorplan... 
    Long term contract
    Remote work

    Central Business Solutions

    San Jose, CA
    2 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Etched is looking for exceptional Physical Design engineers to join our team. In this... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    2 days ago
  • $181.1k - $318.4k

     ...visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex...  ...Qualifications MS in Electrical/Electronics/Computer Engineering or related field. Experience with large SOC designs (20M... 
    Relocation

    Apple

    San Jose, CA
    4 days ago
  •  ...part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance...  ...devices. This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible... 
    Temporary work

    Apple

    Santa Clara, CA
    3 days ago
  •  ...of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across...  ...your blocks. Help close EM/IR, drive LEC and physical verification signoff for your partitions in... 

    Einfochips

    San Jose, CA
    16 hours ago
  • $143.8k - $230k

     ...you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is searching for a Physical IC Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next... 
    Local area
    Remote work

    Broadcom Corporation

    San Jose, CA
    4 days ago
  • $108k - $167.5k

     ...Senior Physical Design Engineer As a Senior Physical Design Engineer, you will be responsible for the physical design implementation PnR run, Performance/Power/Area (PPA) comparison, congestion & DRC analysis, and design optimization. You may also do synthesis, debugging... 
    Internship
    Work at office
    Flexible hours

    TSMC

    San Jose, CA
    2 days ago
  • $100k

     ...Physical Design Engineer Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software... 

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $184.7k - $324.8k

     ...SoC Physical Design Engineer, PnR Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Relocation

    Apple

    San Jose, CA
    16 hours ago
  •  ...Title : Physical Design Engineer Duration: Full time Location: Mountain View C Job Description: We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power-Performance-Area (PPA) optimization, and timing convergence... 
    Full time

    Apolis

    Santa Clara, CA
    1 day ago
  •  ...Overview: Job Title: Senior Physical Design Engineer Location: San Jose ,CA - Onsite Experience level: 8-10 years Candidate Roles and Responsibilities •Perform RTL to GDSII tasks such Synthesis, PnR, CTS, Statis Timing Analysis, Physical verification and... 

    r2 Technologies, Inc.

    San Jose, CA
    16 hours ago
  •  ...Responsibilities Architect and micro-architect ASIC/SoC designs from initial concept through production, with full technical...  ...Root-of-Trust, Secure Boot, TrustZone, MMU/MPU, cryptographic engines, secure debug, TRNG, OTP/fuses, and tamper detection. Debug... 

    Sabio Systems

    San Jose, CA
    2 days ago
  • $107.4k - $161.2k

     ...Qualcomm Technologies, Inc. Engineering Group, Engineering Group ASICS Engineering As a leading technology innovator, Qualcomm pushes...  ...for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement... 
    Work experience placement
    Immediate start

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $230k - $280k

     ...megawatts of scale, transforming key workloads with ultra high-speed inference. About The Role As a member of our tight knit physical design team, you will be working on the design and analysis of 3D integrated products. This role involves a combination of traditional... 

    CEREBRAS SYSTEMS INC.

    Sunnyvale, CA
    2 days ago
  • $100k

     ...problems. We are growing our team and looking for contributors of all seniorities. Tenstorrent is seeking a passionate Physical Design Engineer with deep expertise in multi-voltage and low-power SoC design to join our team driving the next frontier of AI silicon. In... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    more than 2 months ago
  • $175.8k - $264.2k

     ...locations throughout the USA. Responsible for all aspects of physical design verifications including: physical verification methodology for...  ...tool /runset settings. Work with both Physical Design Engineers and foundry for new PDK evaluation and qualification, block level... 
    Full time
    Relocation

    Apple

    Cupertino, CA
    1 day ago
  • $140k - $170k

     ...Salary: $140,000 - $170,000 Credo is engineering the future of high-speed connectivity for...  ...advanced Active Electrical Cables(AECs) all designed for maximum performance, energy...  ...Connect. About the Role As a Senior Physical Design Engineer, you will manage all aspects... 
    Local area

    Credo Semiconductor, Inc.

    San Jose, CA
    5 days ago
  • $120k - $220k

     ...orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated...  ...quality of life. We are seeking a highly experienced Senior Physical Design Engineer to join our ASIC implementation team. In this role, you... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    8 days ago
  • $106.4k - $172.15k

     ...Design Verification Engineer At Palo Alto Networks®, we're united by a shared mission—to protect our digital way of life. We thrive at the intersection...  ..., marital status, medical condition, national origin, physical or mental disability, political affiliation, protected... 
    Full time
    Casual work
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    4 days ago
  •  ...Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ...ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    4 days ago
  • $60k - $148.5k

     ...Job Title: Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26...  ...for internal and external reviews Mandatory Skills: VLSI Physical Place and Route. Experience: 5-8 Years.... 
    Minimum wage
    Local area

    Wipro

    Santa Clara, CA
    3 days ago
  • $152.5k - $219.2k

     ...revolutionary solutions for data centers by designing some of the most complex chips being...  ...ll Do As an ASIC Design Verification Engineer, you will play a critical role in developing...  ...and technology work together across the physical and digital worlds. These solutions... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Webex Events (formerly Socio)

    San Jose, CA
    2 days ago
  • $105.65k - $149.15k

     ...About the Role Intel is seeking a New College Graduate Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute...  ..., religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic... 
    Work experience placement
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Engineer. Be the first to apply!