Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical Design Engineer

$165k - $241.4k

Webex Events (formerly Socio)

Physical Design Engineer

As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:

  • Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 3nm).
  • Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies.
  • Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools.
  • Implement and manage timing ECO strategies using tools like Tweaker/PrimeTime.
  • Analyze quality and efficiency gaps, recommend tool, flow, and methodology improvements.
  • Collaborate with RTL, DFT, EDA vendors, and tool owners to drive design and implementation efficiency.
  • Evaluate and implement new timing methodologies; provide creative debugging solutions.
  • Contribute to best practices and drive methodology alignment across projects.
Minimum Qualifications
  • Bachelor's degree in Electrical or Computer engineering and 7+ years of ASIC Design experience, or Master's degree in Electrical or Computer engineering and 4+ years of ASIC Design experience, or PhD in Electrical or Computer engineering + 1 year of ASIC Design experience
  • Experience with RTL2GDSII flow and design tapeouts in 7nm/5nm/3nm or below process technologies.
  • Experience working with EDA tools like Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre/Pegasus.
Preferred Qualifications
  • Experience working on Fullchip activities; including floor-planning, power-grid planning, partitioning and pin-assignment.
  • Experience with hierarchical design, timing closure, physical design convergence, and power integrity analysis.
  • Experience with static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
  • Experience with custom clock (H-Tree or Mesh) at chip level.
  • Experience with Python and usage of AI tools by giving accurate prompts
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;
  • 1% of incentive target for each 1% of attainment between 75% and 100%; and
  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$165,000.00 - $277,600.00

Non-Metro New York state & Washington state:

$146,700.00 - $247,000.00

* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Vacancy posted 13 hours ago
Similar jobs that could be interesting for youBased on the Physical Design Engineer in San Jose, CA vacancy
  • $87.4k - $165k

     ...Position: Physical Design Engineer II (IC) Job Description: Job Responsibilities: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers... 
    Suggested
    Hourly pay
    Full time
    Work experience placement

    Arrow Electronics, Inc.

    San Jose, CA
    8 hours ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $129.4k - $207k

     ...)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description:Broadcom is searching for a Physical IC Design Engineer to join the Data Center Solutions Group at our main campus in Colorado Springs, Colorado. This position involves working... 
    Suggested
    Full time
    Local area
    Remote work

    Broadcom

    San Jose, CA
    3 days ago
  • $100k

     ...solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation flow from... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    4 days ago
  • $100k

     ...We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll orchestrate cross-disciplinary... 
    Suggested
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $152k - $208.5k

     ...global leader in materials science and engineering solutions that are at the foundation of...  ...scriptingBroad understanding of system design (product architecture, packaging, SRAM,...  ...methodology and experience with Synopsys/Cadence physical design tools (Fusion Compiler/Innovus)... 
    Full time

    Applied Materials

    Santa Clara, CA
    5 days ago
  • $100k

     ...hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own the complete implementation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

     ...limits of current EDA. NVIDIA's interposer designs are among the most complex in the...  ...for them is a small group of high-impact engineers who define how that design process works...  ...package design along with interposer and IC physical design.Strong expertise in developing... 
    Full time

    Nvidia

    Santa Clara, CA
    5 days ago
  • $136k - $218.5k

     .... This is our life’s work, to amplify human inventiveness and intelligence.We are now looking for a motivated Senior ASIC Physical Design Engineer, Netlisting to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join... 
    Full time
    Shift work

    Nvidia

    Santa Clara, CA
    4 days ago
  • $138k - $206k

     ...part of a global leader whose innovative designs are pushing the boundaries of what’s...  ...closely with both hardware and software engineers to identify and address the unique challenges...  ...Work policy.What You’ll DoOwn the physical implementation of memory-centric computing... 
    Work at office
    Flexible hours
    Night shift

    Samsung Semiconductor

    San Jose, CA
    1 day ago
  • $168k - $264.5k

     ...Come join the team and see how you can make a lasting impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  •  ...perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be responsible for the PCB physical design and the technology... 

    AMD

    Santa Clara, CA
    1 day ago
  • $141.91k - $200.34k

     ...Job Description: About the RoleJoin the Design Technology Platform (DTP) organization within...  ...will contribute to the development of physical design methodologies and drive full-chip...  ...:Master's degree in electrical engineering or related field with minimum of 5 years... 
    Full time
    Work experience placement
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a Senior Physical Design Engineer. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing.... 
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last...  ....What we need to see:Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or... 
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products -... 
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    3 days ago
  • $164.47k - $269.1k

     ...better brings. We work every single day to design and manufacture silicon products that...  ...products that will power the coming era of physical AI systems-beyond the reach of GPUs and...  ...are seeking a senior physical design engineer who is passionate about driving innovation... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Etched is looking for exceptional Physical Design engineers to join our team. In this... 
    Work at office
    Relocation package

    ETCHED LLC

    San Jose, CA
    2 days ago
  •  ...part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance...  ...devices. This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible... 
    Temporary work

    Apple

    Santa Clara, CA
    3 days ago
  •  ...Physical Design Engineer We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions... 
    Local area

    The PJF Group

    San Jose, CA
    2 days ago
  •  ...Physical Design Engineer Building AI chips that are hard-coded for individual model architectures. Seeking exceptional PD engineers to join our team. The candidate will be responsible for working with 3rd party design services to implement and verify physical designs... 

    Ethan Alexander Group, Inc.

    Cupertino, CA
    2 days ago
  • $150k - $170k

     ...70,000.00/yr Direct message the job poster from eInfochips (An Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years (Relevant) What candidate will Be Doing: Netlist... 
    Full time
    Temporary work
    Work at office

    Einfochips

    San Jose, CA
    5 days ago
  • $126.8k - $190.9k

     ...one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will... 
    Relocation

    Apple

    Cupertino, CA
    2 days ago
  • $210k - $250k

     ...switches. This is the first silicon and system designed from the ground up for AI and the...  ...in execution mode and has a world-class engineering team with decades of experience in state...  ...Key Responsibilities: Define the Physical Assembly of SOC. involving all aspects... 

    Eridu AI

    Saratoga, CA
    4 days ago
  •  ...Physical Design Engineer As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across... 

    Cisco

    San Jose, CA
    5 days ago
  •  ...Senior Physical Design Engineer At Lumilens we are building the critical photonics infrastructure that powers tomorrow's AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler... 

    Lumilens

    San Jose, CA
    2 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve...  ...of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures,... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $157.3k - $212.8k

     ...Machine Learning Acceleration team you’ll be responsible for the design and optimization of Hardware in our data centers including...  ...through excellent collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teamsBasic qualifications-... 
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    3 days ago
  • $164.47k - $311.89k

    Job Details:Job Description: As a Physical Design Timing Engineer, you will play a pivotal role in shaping the performance, power efficiency, and functionality of Intel's cutting-edge System-on-Chip (SoC) designs. Your expertise will directly impact product quality, enabling... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical Design Engineer. Be the first to apply!