Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Low-Power ASIC Validation Engineer (Multi-Voltage)

$163k - $237k

Google Inc.

Google Inc. in Sunnyvale, CA is seeking a seasoned ASIC Design Engineer to lead low-power validation efforts for cutting-edge TPU technology. Candidates should possess a strong engineering background and proven experience in ASIC design, especially in post-layout physical validation and debugging. This role offers a salary between $163,000 and $237,000, along with a bonus, equity, and comprehensive benefits. We emphasize diversity and equal opportunity in our hiring practices. #J-18808-Ljbffr Google Inc.

Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Low-Power ASIC Validation Engineer (Multi-Voltage) in Sunnyvale, CA vacancy
  • $140k - $210k

    Qualcomm is looking for an experienced candidate for the ASIC Design Team to implement and verify advanced Design for Test/Debug...  ...10+ years of experience in DFT methodologies, focusing on low power, multi-voltage designs. Responsibilities include DFT pattern generation and... 
    Suggested

    Nutanix

    Santa Clara, CA
    1 day ago
  • Position Overview We are looking for a Low Power Design/Verification ASIC Engineer - New College Grad 2026. The...  ...low‑power design techniques such as multi‑VT, clock gating, power gating, block activity power, and dynamic voltage-frequency scaling (DVFS). Strong understanding... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • $100k - $166.75k

    Low Power ASIC Engineer - New College Grad 2026 page is loaded## Low Power ASIC Engineer - New College Grad...  ...of low power design techniques such as multi VT, Clock gating, Power gating, Block Activity Power, and Dynamic Voltage-Frequency Scaling (DVFS) etc.* Good understanding... 
    Suggested

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • NVIDIA Gruppe is seeking a Low Power Design/Verification ASIC Engineer for New College Grad 2026 in Santa Clara, California. This role involves collaboration with architecture, design, and software teams to establish power-management solutions for NVIDIA’s advanced products... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  • NVIDIA Corporation in Santa Clara is seeking a Low Power ASIC Engineer - New College Grad 2026. This role involves collaborating with architecture, design, and software teams while developing test infrastructures to verify NVIDIA products' power management solutions. Candidates... 
    Suggested

    NVIDIA Corporation

    Santa Clara, CA
    2 days ago
  • $196k - $248k

     ...traffic crashes. The Waymo Driver powers Waymo’s fully autonomous...  ...15+ U.S. states. Hardware Engineering is an innovative and...  ...will Work on vehicle platform Low Voltage systems (working internally...  ...the OEM, and verification and validation against program milestones.... 
    Full time
    Remote work

    Dormont Manufacturing Co

    Mountain View, CA
    15 hours ago
  •  ...based in Santa Clara, California is looking for an experienced ASIC Design Engineer to join their Integrated Wireless Technology team. As a key...  ...will develop micro-architecture specifications and design low-power solutions within the full ASIC development cycle.... 

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $100k

     ...and looking for contributors of all seniorities. Tenstorrent is seeking a passionate Physical Design Engineer with deep expertise in multi-voltage and low-power SoC design to join our team driving the next frontier of AI silicon. In this role, you will architect and... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    more than 2 months ago
  • $176.3k - $264.5k

     ...Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary...  ...technology, SOC Design, Low Power micro-architecture,...  ...SoC micro architecture, multi-domain clocking, AMBA bus...  ...ASIC design, verification, validation, integration, or related... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $2,000 per month

     ...staffed by leading engineers, Etched is...  ...are looking for a Power Validation Engineer to own the...  ...characterization of our ASIC and the mezzanine...  ...campaigns across all voltage rails (VDD_CORE,...  ...behavior; instrument multi-zone thermal...  ...dynamic content and low tolerance. Experience... 
    Work at office
    Overseas
    Relocation package

    Etched

    San Jose, CA
    10 days ago
  • $140k - $210k

    Qualcomm in Santa Clara is seeking a seasoned professional to implement and verify advanced DFT methodologies in ASIC design. The ideal candidate will possess over 10 years of experience, specialize in pattern generation, and run gate level simulations, contributing to... 

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $163k - $237k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...design disciplines involving power delivery and advanced process...  ...owners. Experience establishing voltage budgets and drop mitigation for...  ...stack designs. Familiarity with low power design techniques (e.g.,... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    4 days ago
  •  ...leading high-performance, low-power AI inferencing. Our...  ...of Tensordyne’s ASIC team, you will lead all...  ...the high‑performance multi‑chip silicon solutions...  ...working closely with design engineers to stay abreast of the...  ...C and assembly diag validation) Lead verification planning... 
    Work at office
    Remote work
    Flexible hours

    Dormont Manufacturing Co

    Sunnyvale, CA
    15 hours ago
  • $185k - $250k

     ...simultaneously reducing capital and power costs and improving...  ...have been widely validated by leading hyperscalers...  ...and has a world‑class engineering team with decades of...  ...experienced Post‑Silicon ASIC Validation Engineer...  ...characterization of complex multi‑die systems integrating... 

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $136k - $212.75k

     ...System/board level debug and validation of NVIDIA's products in fields...  ...and accomplishing system power bring-up and debug processes....  ...Power Electronics/Electrical Engineering, Computer Engineering, or a related...  ...and excitement for solving multi-disciplinary challenges in... 

    NVIDIA Gruppe

    Santa Clara, CA
    4 days ago
  •  ...privately held company developing microLEDbased ultra-low power high bandwidth interconnects for chip-to-chip communications...  ...: Avicena is seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll play a crucial... 

    Avicena

    Sunnyvale, CA
    5 days ago
  •  ...talented, motivated engineers to drive the Power Constrained Performance...  ...(HW‑IP, SoC, Multi‑GPU nodes/clusters),...  ...Management, Post‑SI validation Post SI calibration...  ...curves, p‑states, on‑die voltage regulation, clock integrity...  ...desirable, especially low power design... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    2 days ago
  • Google Inc. is seeking a skilled ASIC Design Engineer in Sunnyvale, CA, to develop custom silicon solutions for AI and machine learning hardware...  ...on cutting-edge TPU technology, contribute to architectural power optimization, and collaborate with cross-functional teams. A... 

    Google Inc.

    Sunnyvale, CA
    4 days ago
  • $196k - $310.5k

    Senior Power Integrity Engineer - LPU Packaging page is loaded## Senior Power Integrity...  ...and execute comprehensive lab validation plans to correlate measured impedance...  ...integrity for high-current, low-voltage rails within large GPUs, ASICs, or CPUs* Proven ownership of... 
    Work experience placement

    NVIDIA Corporation

    Santa Clara, CA
    3 days ago
  • Design‑for‑X Engineering at NVIDIA works on groundbreaking innovations...  ...Innovate in the DFX Power, Thermal & Voltage Noise Methodology areas, including groundbreaking low‑power & thermal solutions for...  ...datacenter GPUs. Work with multi‑functional teams—including Product... 

    NVIDIA Corporation

    Santa Clara, CA
    15 hours ago
  • $153.2k - $229.8k

    A leading technology company in California is seeking an experienced ASIC Design Verification Engineer to oversee the verification lifecycle for digital power IPs. The ideal candidate will have at least 3 years of experience in verification roles and a Bachelor's degree... 

    Qualcomm

    Santa Clara, CA
    3 days ago
  •  ...technology company in Cupertino is seeking a talented individual for a role in low-power chip design. You will craft innovative solutions to complex challenges in collaboration with the Silicon Engineering Power team, leveraging AI and machine learning to develop tools that... 

    Apple Inc.

    Cupertino, CA
    3 days ago
  • $196k - $310.5k

    Overview Design-for-X Engineering at NVIDIA works on groundbreaking innovations...  ...’ll Be Doing Innovation in DFT Power, Thermal & Voltage Noise Methodology areas. Develop low power & thermal solutions for...  ...center GPUs. Collaborate with multi-functional teams including... 

    NVIDIA Gruppe

    Santa Clara, CA
    3 days ago
  • $210k - $265k

     ...reducing capital and power costs and improving reliability...  ...have been widely validated by leading...  ...and has a world-class engineering team with decades of...  ...extremely high current, low‑voltage ASICs and next‑generation networking...  ...Design and optimize multi‑phase power delivery... 

    Eridu Corporation

    Saratoga, CA
    1 day ago
  • $181.1k - $318.4k

     ...groundbreaking Apple product!Apple’s Silicon Engineering Group (SEG) designs high-performance, low power microprocessors that power our...  ...Design delivery - work with multi-functional engineering team to...  ...of the following areas: dynamic voltage and frequency scaling (DVFS/DVFM... 
    Relocation

    Apple Inc.

    Santa Clara, CA
    3 days ago
  • $136k - $218.5k

    Senior ASIC Power Engineer We are now looking for a Senior ASIC Power Engineer! NVIDIA is seeking extraordinary power engineers to design hardware accelerators and processors on our next‑generation mobile, embedded, and datacenter platforms. This position offers the opportunity... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • $138k - $198k

     ...Bachelor's degree in Electrical Engineering, Computer Engineering,...  ...using SystemVerilog/UVM for ASICs. Preferred qualifications Master...  ...Processing Unit) technology that powers Google's most demanding AI/ML...  .... You will have dynamic, multi‑faceted responsibilities in areas... 
    Full time
    Worldwide

    Google Inc.

    Sunnyvale, CA
    1 day ago
  • NVIDIA Gruppe is looking for a Senior ASIC Power Engineer in Santa Clara, California. This role involves designing hardware accelerators and processors for mobile, embedded, and datacenter platforms. The ideal candidate will develop high-performance designs and work collaboratively... 

    NVIDIA Gruppe

    Santa Clara, CA
    1 day ago
  • A leading technology company is seeking a Cellular ASIC Design Engineer to develop and optimize the design and methodology for integrated circuits...  ...background, with responsibilities including timing closure, power optimization, and collaboration with cross-functional teams.... 

    Apple Inc.

    Sunnyvale, CA
    15 hours ago
  • $167.1k - $250.7k

     ...Technologies, Inc. Job Area Engineering Group > CPU Engineering...  ...Server Chipset Power Engineer Role Overview...  ...of active power, idle low power and silicon/system...  ...fundamentals in digital ASIC design and power of CMOS...  ...delivery systems including multi‑phase buck converters... 
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Low-Power ASIC Validation Engineer (Multi-Voltage). Be the first to apply!