Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Physical IC Design Engineer

Broadcom Corporation

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is searching for a Physical Verification PD Engineer to join the Asic Products Division. This position involves working with the advanced nodes to continue driving next generation Artificial Intelligence and Machine Learning ecosystems through our PCIe Switch Products, while leading world class performance, through our Enterprise Products. More specifically, this position will require in-depth knowledge of Foundary rules, DFM and experience in silicon tape-out and respins.

Responsibilities:

  • Execution of Chip level Physical Verification & Issue Resolution

  • Work on setting up runsets for advance nodes and tool flows

  • Manage and guide rules related to top level floorplan, I/O and bump planning

  • Resolve physical design issues related to chip integration and assembly

  • Provide technical direction on verification methodologies including DRC, LVS, ERC, and PERC

  • Develop best practice guidelines for physical verification flows and runtime optimizations

Preferred qualifications:

  • Bachelors's degree in Electrical Engineering and 8+ years of experience in physical design and verification

  • Master's degree in Electrical Engineering and 6+ years of experience in physical design and verification

  • Hands-on experience in running physical verification (LVS,DRC,ERC,PERC)

  • Experience in parasitic extraction tools i.e. StarRC, Quantus

  • Experience with EDA tools and flows such as ICV, Calibre and Pegasus EDA tools

  • Rule deck coding experience in ICV, Calibre or Pegasus EDA tools

  • Experience in resolving chip level DRC/LVS/EMIR issues for advance nodes and tape out experience

  • Electrical Rule Checking (ERC/PERC): Analyze ESD (Electrostatic Discharge), latch-up, floating gates, and power-domain isolation vulnerabilities

  • Density & Fill: Manage automated dummy metal, poly, and diffusion filling strategies to meet local and global density rules

  • Yield Enhancement (DFM): Implement Design for Manufacturability fixes, including critical area analysis (CAA), via-doubling, and edge-displacement rules.

  • Collaborate with physical design team to resolve critical top-level integration violations

  • Experience in scripting languages likePython, Tcl, or Perl

  • Excellent verbal and written communication skills

  • Must work in person at our San Jose site and no remote work allowed

Compensation and Benefits

The annual base salary range for this position is To

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library ( and check out our Connected by Broadcom ( series.

Follow us on Linked In Broadcom Inc ( .

Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Physical IC Design Engineer in San Jose, CA vacancy
  •  ...Position: Physical Design Engineer II (eInfochips Inc) Job Description: What You'll Be Doing: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and... 
    Suggested
    Full time
    Temporary work
    Work at office

    Arrow Electronics, Inc.

    San Jose, CA
    4 hours ago
  • $150k - $170k

     ...70,000.00/yr Direct message the job poster from eInfochips (An Arrow Company) Semiconductor and Engineering Talent Acquisition Professional !!! Position: Sr. Physical Design Engineer (eInfochips Inc) Experience: 10+ years (Relevant) What candidate will Be Doing: Netlist... 
    Suggested
    Full time
    Temporary work
    Work at office

    Einfochips

    San Jose, CA
    5 days ago
  • $184.7k - $324.8k

     ...SoC Physical Design Engineer, PnR Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish... 
    Suggested
    Relocation

    Apple

    San Jose, CA
    5 days ago
  • $100k

     ...Physical Design Engineer Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software... 
    Suggested

    Tenstorrent

    Santa Clara, CA
    2 days ago
  • $181.1k - $318.4k

     ...than we found it. Join us to help deliver groundbreaking Apple products!Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level physical design. Description As a CPU Physical Design Engineer, you will drive or participate in the... 
    Suggested
    Relocation

    Apple

    Santa Clara, CA
    4 days ago
  • $140k - $156k

     ...Applications Our solutions make cameras smarter by extracting valuable data from high-resolution video streams. The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks... 
    Full time

    Ambarella

    Santa Clara, CA
    4 days ago
  •  ...Physical Design Engineer - Location: San Jose OR Irvine, CA Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth-intensive sensors and wireless platforms. Their systems are designed... 
    Full time
    H1b
    Visa sponsorship
    Relocation package

    Gyga Force Co

    San Jose, CA
    5 days ago
  •  ...Title : Physical Design Engineer Duration: Full time Location: Mountain View C Job Description: We are looking for a Physical Design Engineer with strong expertise in Place & Route (PnR), Power-Performance-Area (PPA) optimization, and timing convergence... 
    Full time

    Apolis

    Santa Clara, CA
    1 day ago
  • $165k - $241.4k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're...  ...future of the digital world. Your Impact As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    5 days ago
  •  ...Overview: Job Title: Senior Physical Design Engineer Location: San Jose ,CA - Onsite Experience level: 8-10 years Candidate Roles and Responsibilities •Perform RTL to GDSII tasks such Synthesis, PnR, CTS, Statis Timing Analysis, Physical verification and... 

    r2 Technologies, Inc.

    San Jose, CA
    5 days ago
  •  ...of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across...  ...your blocks. Help close EM/IR, drive LEC and physical verification signoff for your partitions in... 

    Aimwel

    San Jose, CA
    4 days ago
  • $126.8k - $190.9k

     ...one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will... 
    Relocation

    Apple

    Cupertino, CA
    3 days ago
  • $120k - $220k

     ...system that will fundamentally change the design, economics, manufacturing and service...  ...seeking a highly experienced Senior Physical Design Engineer to join our ASIC implementation team. In...  ...Exposure to custom digital or mixed-signal IC physical design • Familiarity with... 
    Full time
    Work at office
    Immediate start
    Visa sponsorship
    Night shift

    E-Space

    Saratoga, CA
    18 days ago
  •  ...help deliver the next groundbreaking Apple product! As a Physical Electrical Analysis Engineer on our SoC team, you will be driving the electrical...  ...Description As a senior member of our SoC physical design team, you will be performing various electrical analyses... 

    Apple

    San Jose, CA
    2 days ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 

    ACL Digital

    San Jose, CA
    2 days ago
  •  ...Job Title: Physical Design Engineer Location: Sunnyvale, CA Note: Highlighted skills are must to have. JD: • 10+ years of hands-on experience for block level Implementation activities(Netlist to GDS II and Signoff). • Experience in 7nm or... 
    Work at office
    3 days per week

    Xforia Inc

    Sunnyvale, CA
    1 day ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...Summary Etched is looking for exceptional Physical Design engineers to join our team. In this... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    9 days ago
  •  ...Job Description Job Description Physical Design Engineer Building AI chips that are hard-coded for individual model architectures. Physical Design Engineer   Seeking exceptional PD engineers to join our team. The candidate will be responsible for working... 

    Ethan Alexander Group

    Cupertino, CA
    13 days ago
  • $179k - $297.8k

     ...Job Title: Systems and Mixed Signal Design Engineer Company: Qualcomm Technologies, Inc...  ...you will apply advanced CMOS mixed-signal IC design methodologies to architect and...  ...Familiarity with ASIC specifications, sensor physics, or module-level design. ~... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    1 day ago
  • $170.3k - $221.5k

     ...Principal Design Engineer Qorvo supplies innovative semiconductor solutions that make a better...  ..., simulation, and layout of the GaAs PA IC as well as the accompanying laminate/IPD...  .... Solid knowledge of GaAs HBT device physics over temperature, voltage/current and... 
    Work experience placement
    Work at office

    Qorvo

    San Jose, CA
    1 day ago
  • $134.39k - $201.3k

     ...Digital IC Design Senior Staff Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects...  ...: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock... 
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    2 days ago
  •  ...Job Description Job Description Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters...  ...equivalent experience in high-performance digital or mixed-signal IC development in advanced CMOS processes Strong foundation in... 

    Omni Design Technologies

    Milpitas, CA
    a month ago
  •  ...production. Collaborate with design, test, reliability, and packaging...  ...opportunities through physical/electrical failure analysis, process...  ...level testing. Work with quality engineers to address customer complaints...  ...Shall Include Support IC-design clients in ramping up the... 

    Omni Vision Inc

    Santa Clara, CA
    3 days ago
  • $106.4k - $172.15k

     ...Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next-generation...  ...information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected... 
    Work at office

    Palo Alto Networks

    Santa Clara, CA
    3 days ago
  •  ...Azure, and Oracle. The Person We are seeking a high‑impact Design Verification Engineer with strong technical depth, ownership, and the ability to...  ..., color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and... 

    AMD

    Santa Clara, CA
    2 days ago
  •  ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering...  ..., but also perpetually driven to design, develop, and test as a trusted partner for...  ...verification techniques and verifying mixed signal ICs a plus. ○ Good knowledge of EDA tools.... 
    Remote work

    RD SOLUTIONS INC

    San Jose, CA
    2 days ago
  •  ...AMD Design Verification Engineer What You Do At AMD Changes Everything At AMD, our mission is to build great products that accelerate next...  ...ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and... 

    Advanced Micro Devices , Inc.

    San Jose, CA
    2 days ago
  • $97.7k - $182.62k

     ...Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a...  ...and forward-thinking team as a Design Verification Engineer, contributing to the...  ...software to support the convergence of the physical and digital worlds. Coupled with the capabilities... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    1 day ago
  • $130k - $192k

     ...Recruiting. Functional verification of complex designs. Responsible for verification from test...  ...sub-systems, Ethernet/PCIE/CXL (Physical coding sublayer)/Serdes designs. Experience...  ...Full-time Job function Job function Engineering and Design Industries Semiconductor Manufacturing... 
    Full time
    H1b

    Tara Technical Solutions (TTS)

    San Jose, CA
    4 days ago
  • $142.6k - $206.5k

     ...level product specifications, logic/RTL design and implementation, RTL verification, IP...  ...FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation...  ..., sex, national origin, ancestry, age, physical or mental disability, medical condition,... 
    Local area
    Shift work

    Altera (altera.com)

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Physical IC Design Engineer. Be the first to apply!