Senior ASIC Design Verification Engineer - SoC/UVM Expert
Bright-Vision-Technologies
Bright-Vision-Technologies is seeking a Principal Design Verification Engineer in Santa Clara, CA, to support the verification of high-performance SoC designs. This role requires strong expertise in SystemVerilog, UVM, and verification methodologies. The ideal candidate will work with design and engineering teams to ensure successful project outcomes. With 10–12 years of relevant experience, the candidate is expected to develop verification environments, create test plans, and debug design issues. Relocation assistance and visa sponsorship are available for qualified applicants. #J-18808-Ljbffr Bright-Vision-Technologies
Vacancy posted 1 day ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Verification Engineer - SoC/UVM Expert in Santa Clara, CA vacancy
$138k - $317.8k
...Vision Technologies seeks an experienced Principal Design Verification Engineer to support the verification of high-performance SoC designs in Santa Clara, CA. The ideal... ...will have strong expertise in SystemVerilog, UVM, and verification methodologies. The role involves...SeniorVisa sponsorshipRelocation package$136k - $218.5k
...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity... ...Programming, Verilog, System Verilog, UVM, SVA and functional coverage...SeniorWork experience placementRemote workNVIDIA
Santa Clara, CA4 days ago$200k - $300k
...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future of packet... ...for all aspects of digital SoC verification. You will work with... ...Experience with Verilog/System Verilog, UVM, Python, TCL, C/C++ Experience with...SeniorFlexible hoursEthernovia
San Jose, CA4 days ago- ...Micro Devices is looking for a skilled Design Verification Engineer to join the Network Technologies Solutions... ...Group. This role involves developing UVM-based testbench architectures and leading verification efforts on complex ASIC designs. The ideal candidate should...Senior
$170k - $230k
SpaceX is seeking a Sr. SOC/ASIC Physical Design Engineer to develop next-generation silicon for space and ground infrastructures. You'll work with top engineers across various disciplines to enhance the Starlink network, enabling connectivity globally. Ideal candidates...Senior- SPACE EXPLORATION TECHNOLOGIES CORP (SpaceX) in Sunnyvale, CA is looking for a Sr. SOC/ASIC Physical Design Engineer. The role involves developing cutting-edge silicon for deployment in space and improving physical design methodologies to enhance the Starlink network. Ideal...Senior
- United States Digital Space LLC in Sunnyvale is seeking a motivated Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures. You'll be part of a team designing and implementing critical components for the Starlink network...SeniorWorldwide
$156k - $229k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...8 years of experience with design verification. Experience with SystemVerilog... ...Experience with three or more SoC projects/cycles. About the... ...verification. Using your UVM and SystemVerilog coding and...SeniorFull timeWorldwide- ...seeking a talented and detail-oriented ASIC Design Verification (DV) Engineer to join our chip design team. You'll... ...using advanced methodologies like UVM (Universal Verification Methodology).... ...years of professional experience in ASIC/SoC design verification....
AvicenaTech
Sunnyvale, CA2 days ago - ...Senior Staff Design Verification Engineer At d-Matrix, we are focused on unleashing the potential of generative... ...experience. Experience in SoC verification cycle from... ...verification methodologies such as UVM/OVM etc. Hands on ASIC-SoC Design verification tests and...Senior3 days per week
d-Matrix
Santa Clara, CA18 hours ago $164.47k - $311.89k
...Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team... ...IP DV, and subsystem and SoC-level verification ~ Experience... ...methodologies including UVM, SVA, ABV, and co-... ...and methodologies), Custom ASIC (leveraging existing IP for...SeniorInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA18 hours ago$237k - $296k
...seeking a high-caliber Sr. Staff Design Verification Engineer to join our ADAS and... ...verification of our next-generation SoC. Responsibilities... ...Methodology: Leverage SystemVerilog/UVM for Coverage-Driven... ...years of industry experience in ASIC design verification....SeniorFull timeContract workTemporary workPart timeLocal areaShift workNight shiftRivian
Palo Alto, CA4 days ago$168k - $264.5k
...searching for talented Senior Verification Engineers to ensure the... ...industry-leading SoCs and GPUs. Joining... ...-architecture, design, verification, implementation... ...member of our ASIC Verification team... ...such as UVM. Deeply understand... ...Controllers. ~ Expert skills in...SeniorNVIDIA
Santa Clara, CA2 days ago$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...4 years of experience with design verification. Experience in verifying digital... ...at RTL using SystemVerilog/UVM for ASICs. Preferred qualifications... ...with three or more SoC projects/cycles. Experience...Full timeWorldwide- Qualcomm is seeking an ASIC Engineer to define, design, optimize, and document IP development for high-performance products. The role involves collaboration with cross-functional teams and requires strong ASIC knowledge. Candidates should have a degree in Science, Engineering...
$100k - $166.75k
We are now looking for a SoC ASIC Verification Engineer New Grad! NVIDIA is seeking to hire a verification... ...CPU. Work with architects, RTL designers, FPGA, emulation engineers to ensure... ...- C++, Object Oriented Programming, UVM, System Verilog. Exceptional analytical...$170k - $240k
...of enabling human life on Mars. SR. ASIC DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) At the company... ...with verification methodologies such as UVM/OVM/VMM Strong object‑oriented... ...range: Design Verification Engineer /Senior: $170,000.00 - $240,000.00 per year...SeniorPermanent employmentTemporary workWorldwideWeekend work- NVIDIA Gruppe is looking for a SoC ASIC Verification Engineer New Grad in Santa Clara, California. The role includes defining verification strategies... ...have a relevant EE, CS, or CE degree and skills in C++, UVM, and System Verilog. The base salary ranges from $100,000...
- ...Clara, CA headquarters 3 days per week. Design Verification Engineer, Senior Staff Responsible for developing and executing SoC verification environments from... ...of verification methodologies such as UVM/OVM. Hands‑on ASIC‑SoC design verification tests and debug...Senior3 days per week
- A leading technology company in Santa Clara is looking for a Design Verification Engineer to ensure the functionality and performance of their SOCs. The role involves developing test plans, collaborating with design teams, and verifying various hardware components. The...Senior
- NVIDIA Corporation is hiring a Senior ASIC Verification Engineer in Santa Clara, California.... ...This position involves verifying designs and implementations of cutting-edge SoCs and GPUs, along with defining... ...proficient in SystemVerilog and UVM. The role provides a...Senior
$106.4k - $172.15k
...that drives great outcomes. Job Summary Your Career As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our... ...concept to mass production. Expertise in SystemVerilog and UVM. Technical strength in the following areas: Defining test...SeniorFull timeCasual workWork at office- ...ll be doing: Work with engineers to define verification strategies and... ...demands of next‑generation SoCs. Collaborate with architects, RTL designers, FPGA, and emulation engineers... ...experience in ASIC DV. Outstanding analytical... ...Oriented Programming, UVM, System Verilog....Senior
$136k - $218.5k
...computing innovation. Our ASIC Verification Engineers focus on developing the world’s top SoCs and GPUs. Joining us as a Senior ASIC Verification Engineer... ...Responsibilities Verify the design and implementation of the... ...methodologies such as UVM or equivalent. Understand...Senior$136k - $218.5k
Senior ASIC Verification Engineer page is loaded## Senior ASIC Verification Engineerlocations... ...Engineer to verify the design and implementation of the world’s leading SoC's and GPU's. This position offers... ...proficient in SystemVerilog/UVM.* Familiarity with memory subsystem...Senior$136k - $264.5k
A leading technology company in Santa Clara seeks an experienced ASIC Design Engineer to design GPU sub-systems and implement architectural features. The ideal candidate has over 5 years of ASIC development experience, a master's degree in electrical or computer engineering...Senior$153.2k - $229.8k
...Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General... ...you come in as an ASIC Design Verification Engineer. The team is responsible... ...such as SystemVerilog-UVM, coverage development,... ...in verifying complex SOC or SOC subsystems....Work experience placement$170k - $230k
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Sunnyvale, CA SpaceX was founded under the belief that a future where humanity is out... ...generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and...SeniorPermanent employmentTemporary workWorldwideWeekend work$136k - $218.5k
NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools... ...to computer architecture, ASIC design, and verification methodology... ...verification methodology (UVM or similar) Exposure to... ...IP to multiple GPUs/SoCs in parallel Experience creating...Senior$138k - $198k
...Bachelor's degree in Electrical Engineering, Computer Engineering,... ...4 years of experience with design verification. Experience with SystemVerilog... ...Experience with 2 or more SoC projects/cycles.... ...at RTL using SystemVerilog/UVM for ASICs. Familiarity with ASIC standard...Worldwide
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Design Verification Engineer - SoC/UVM Expert. Be the first to apply!
Related searches
- design verification engineer Santa Clara, CA
- senior design verification engineer Santa Clara, CA
- soc design verification engineer Santa Clara, CA
- senior software design engineer Santa Clara, CA
- product engineering manager Santa Clara, CA
- product design engineer Santa Clara, CA
- soc design engineer Santa Clara, CA
- new product engineer Santa Clara, CA
- design engineer Santa Clara, CA
- design quality engineer Santa Clara, CA