ASIC Design Verification Engineer
$165k - $241.4kWebex Events (formerly Socio)
Job Title
This role requires being onsite in San Jose, CA at least 4 days/week.
Meet The Team
The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
Set vision and strategy for ASIC verification methodology and execution across multiple programs and product lines.
Serve as technical authority and mentor for verification teams, fostering technical excellence and innovation.
Lead architecture and implementation of scalable, reusable verification infrastructure and methodologies.
Drive cross-functional initiatives to improve verification efficiency, quality, and coverage at scale.
Influence ASIC architecture and design to enable robust verification and high-quality silicon.
Serve as subject matter expert and advisor on industry trends, best practices, and new technologies.
Provide technical leadership in root cause analysis and resolution of complex issues during bring-up and post-silicon validation.
Minimum Qualifications
Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience.
Experience in System Verilog, UVM, and verification methodologies including emulation.
Experience architecting verification strategies for complex ASIC programs.
Experience leading verification teams or projects.
Experience in scripting (Python, Perl) and C/C++ programming language.
Preferred Qualifications
Experience in data center, Hyperscalers, or AI Networking technologies.
Author or contributor to industry standards or best practices in ASIC verification.
Deep expertise in multiple protocols and large-scale SoC architectures.
Experience with advanced emulation, prototyping, and formal verification tools at scale.
Experience with silicon bring-up and post-silicon debug.
Strong leadership, communication, and mentoring skills.
Why Cisco?
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message To Applicants Applying To Work In The U.S. And/Or Canada:
The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
- 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
- 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
- Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
- Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
- 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
- Additional paid time away may be requested to deal with critical or emergency issues for family members
- Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
- .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
- 1.5% of incentive target for each 1% of attainment between 50% and 75%;
- 1% of incentive target for each 1% of attainment between 75% and 100%; and
- Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$165,000.00 - $277,600.00
Non-Metro New York state & Washington state:
$146,700.00 - $247,000.00
* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
- ...revolutionary solutions for data centers by designing some of the most complex chips being... ...! What You’ll Do Participate in the ASIC design verification for Cisco high‑end switching products... ...electrical/computer science/computer engineering/related degree and 5+ years of...Suggested
$175k - $215k
...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most...SuggestedFull timeRemote work- ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure...Suggested
- ...and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. The ideal candidate brings hands-on verification...Suggested
- ...Senior Asic Verification Engineer We are seeking experienced Senior Verification Engineers to join our rapidly expanding team, driving breakthrough... ...you. Responsibilities Collaborate closely with design teams to review and understand specifications,...Suggested
- ...Design Verification Engineer Responsibilities will include developing the verification environment; developing test plans and verifying the function of the ASIC/FPGA at both the full chip and block level. Skills: - Minimally, we are looking for someone with 1. Min...
$143.8k - $230k
...The ASIC Product Division in Broadcom, a leading supplier of state... ...will join a high‑performance design team responsible for state‑of... .... Responsibilities Develop verification environments using modern... ...in Electrical and Electronic Engineering, Computer Science, or equivalent...Work experience placementLocal area- ...Job Title: Design verification Engineer Location: San Jose CA (Complete Onsite) Contract: 10+ Months Experience range - 5 to 15 years... ...engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a Master's Degree in Electrical or...Contract workImmediate startNight shift
- ...Have Skills: Solid minimum 8 + years Design Verification Experience Verification Experience... ..., self-motivative Design Verification Engineer to join our growing team. As a key... ...verification libraries like UVM ~10+years of ASIC design verification experience ~...
$87.4k - $132k
...Position: Design Verification Engineer (eInfochips Inc) Job Description: What You'll Be Doing: Strong SV/UVM expertise AXI/NOC/Ethernet... ...Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification...Hourly payFull timeTemporary workWork experience placementWork at officeNight shift$164.47k - $311.89k
...Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own... ...Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement...InternshipLocal areaImmediate startShift work- ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering... ...using SystemVerilog and UVM. Strong experience in ASIC design verification flows and DV methodologies. Experience...Full time
$150k - $160k
...Immediate need for a talented Senior Design Verification Engineer . This is a Fulltime opportunity with long-term potential and is located in... ...Requirements and Technology Experience: ~ Must have skills: ASIC/SoC Design Verification, SystemVerilog, UVM, and...Full timeLocal areaImmediate start$167.5k - $268k
...Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Lead ASIC Design Verification Engineer We are seeking a highly experienced and visionary Lead/Principal ASIC Design Verification Engineer to drive the verification...Full timeLocal area- ...functional, physical and testing design requirements. Engage with... ...information to GPU, CPU and SOC verification team, timing and DFT teams.... ...in end-to-end cycle of ASIC execution starting from micro... ...Qualifications BS in Electrical Engineering or equivalent experience (MS...Work experience placement
- ...Job Title: SoC Design Verification Engineer Location: San Jose, CA Job Description: We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves...Night shift
$141.91k - $269.1k
...Job Details: Job Description: The Role and Impact As an IP Design Verification Engineer, you will play a pivotal role in Intel's mission to advance cutting-edge technology. You will ensure that Intel's intellectual property (IP) designs meet rigorous quality standards...Local area$60k - $148.5k
...Job Title: Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20/26 Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building...Minimum wageLocal area- ...Design Verification Engineer Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking a Design Verification Engineer for one of our clients. Location: Santa Clara, CA – Onsite Job...
- ...POSITION: Senior DV Engineer Who We Are: Quest Global delivers world-class end-to-end engineering... ..., but also perpetually driven to design, develop, and test as a trusted partner... ...leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level...Remote work
- ...Job Description Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed...Local area
$150k - $350k
...About ChipAgents ChipAgents is reinventing semiconductor design and verification through agentic AI workflows. Founded by leading experts in... ...accelerates RTL design, verification, and simulation, enabling engineers to achieve unprecedented productivity and correctness....Shift work- ...Design Verification Engineer As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities Triage regression failures and make testbench updates Debug...
- ...Design Verification Engineer Sunnyvale, CA Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges... ...complex project. Advanced knowledge of standard ASIC design and verification flows, simulation and testbench development...Work at office
- ...Micro-Processor Design Verification Engineer Responsibilities (depends on the detailed assignment, the candidate may actually carry out a portion of the responsibilities below): Design the verification architecture of a high-end 64 bit super scalar micro-processor...
- We are seeking DV engineers to verify complex internal IP blocks such as compute engines, accelerators, and custom logic within SoC environments. Aimwel
$156k - $229k
...area. Apply link Copy link Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field... ...practical experience. 8 years of experience with design verification. Experience with SystemVerilog. Preferred qualifications:...Full timeWorldwide$105k - $260k
...Design Verification Engineer Ventana is building the highest-performance RISC-V CPUs on the planet—designed for data center, AI, and edge workloads, with real silicon, not slideware. Our second-generation Veyron core (V2) is on track to ship early next year, featuring...Contract workWork at office$135k - $155k
...possible, with the ultimate goal of enabling human life on Mars. Design Verification Engineer (Silicon Engineering) SpaceX is leveraging its experience... ..., architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing...Permanent employmentTemporary workWorldwide$2,000 per month
...frontier intelligence. We co-design chips, racks, software, and manufacturing... ...and staffed by leading engineers, Etched is redefining the... ...We are seeking a Design Verification Engineer to join our Systems... ...architectural alignment across the ASIC design lifecycle. You...Work at officeRelocation package
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to ASIC Design Verification Engineer. Be the first to apply!
- manufacturing design engineer San Jose, CA
- rtl design engineer San Jose, CA
- digital design engineer San Jose, CA
- product design engineer San Jose, CA
- director of product engineering San Jose, CA
- senior software design engineer San Jose, CA
- sr. product engineer San Jose, CA
- cad design engineer solidworks San Jose, CA
- chief design engineer San Jose, CA
- asic digital design engineer San Jose, CA


