Senior ASIC Design Engineer - PCIe & IP Integration
Anysilicon
eInfochips, an Arrow company, is seeking an experienced ASIC Design Engineer to join their Mountain View team. You will work on advanced ASIC design projects, emphasizing high-speed PCIe designs and multiple industry-standard protocols. The ideal candidate has strong Verilog/SystemVerilog skills, experience with EDA tools, and scripting ability in Python, Tcl, and Perl. Collaboration with cross-functional teams and adherence to design-for-test practices are essential.
#J-18808-LjbffrVacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Senior ASIC Design Engineer - PCIe & IP Integration in Mountain View, CA vacancy
$200k - $290k
....About The Role:As a senior front-end design engineer, you will be a key part... ...in RTL design and integration, with a strong focus... ...integration and third-party IP integration.... ...Ethernet.Knowledge of PCIe, CPU interfaces and Serdes... ...managing external ASIC vendor through product...SeniorRemote workCerebras Systems
Sunnyvale, CA5 days ago$150k - $250k
Job Title: Senior ASIC Design EngineerJob Location: Santa Clara, CA or... ...skilled Senior ASIC Design Engineer to lead the design and development... ...with standards.Engage in IP design and integration, focusing on Ethernet,... ...with Ethernet, UCIe, PCIe, UALink, and HBM technologies...SeniorCyberCoders
Santa Clara, CA5 days ago$156.4k - $253k
...Collaboration, Execution, Integrity, and Inclusion. We... ...Role Join our ASIC team and help... ...You will own module design from specification... ...and physical‑design engineers to hit aggressive performance... ...complex IP blocks for high‑speed... ...interfaces such as PCIe, Ethernet, or DDR....SeniorFull timeWork at office$164.9k - $266.8k
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV Company: The Boeing Company Boeing... ...using the latest ARM IP to enable high-integrity, low SWAP-C flight computers... ...Serdes interfaces (JESD204C, PCIe, Ethernet) Proficient in...SeniorPermanent employmentFull timeWork experience placementInterim roleRelocationVisa sponsorshipWork visaFlexible hoursShift workDay shift- ...Marvell is seeking a seasoned SoC design engineer to lead integration of internal and external IP blocks within the SOC team in Santa Clara. You will own portions of the SOC from inception to tape-out, collaborate on floorplanning, and drive timing closure using state-...Senior
$200k - $300k
...Senior ASIC Design Verification Engineer Join Ethernovia's team to make a lasting impact on the future... ...cohesive working environment based on integrity and strong work ethics. This... ...MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols...SeniorFlexible hoursEthernovia
San Jose, CA3 days ago$136k - $218.5k
The clocks group is looking for a top-notch ASIC engineer to join the team. The Team is responsible for crafting all aspects of GPU and CPU clocking. The team collaborates with the front design team to understand the clocking requirements for the chip. The clocks team interacts...SeniorFull timeWork experience placementNvidia
Santa Clara, CA2 days ago$163k - $236k
Participate in the physical design of complex blocks.Contribute to the design... ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...on TPU architecture and its integration within AI/ML-driven systems.As an ASIC Physical Design Engineer, you will...SeniorWorldwideGoogle
Sunnyvale, CA5 days ago$194.6k - $285.7k
...performance Silicon ASICs. Our silicon... ...carry over 90% of IP traffic. Cisco... ...advanced IC package design and heterogeneous system integration. Our substrates... ...Hardware Engineering team develops next... ...Your ImpactAs a Senior Technical Lead Hardware... ..., including PCIe, Ethernet, DDR,...Full timeContract workTemporary workWork at officeLocal areaFlexible hoursShift workCISCO Systems
Milpitas, CA5 days ago$163k - $236k
...verification of complex digital design blocks by understanding... ...with design engineers to identify important verification... ...SystemVerilog/UVM for ASICs.Preferred... ...verifying interconnect IPs.In this role, you’ll work... ...TPU architecture and its integration within AI/ML-driven systems...SeniorWorldwideGoogle
Sunnyvale, CA5 days ago- ...Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency and integration. You will define microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture,...Senior
Anysilicon
Sunnyvale, CA2 days ago $167k - $275k
...unique combination of design, development, and... ...of Role The Senior Manager / Deputy Director... ...processor and SoC IP solutions. This... ...of digital design engineers, driving... ...RTL development, integration, verification closure... ...SoC integration ASIC design flow Synthesis...SeniorLocal areaGlobal Foundries
Santa Clara, CA4 days ago$136k - $218.5k
The SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt... ...Reliability, Circuit Design , Power-Arch, ASIC, and platform teams. You're the... ...transient sense, droop response, mitigation IP, and codify them so every future...SeniorFull timeLive inNvidia
Santa Clara, CA1 day ago$280k
Job title: ASIC Design Engineer, RTL (Senior/Staff/Principal)Location: San Jose, CA or Colorado Springs... ..., and low-power techniques.- Integration: Bring third-party IP into your blocks and make sure... ...interconnect protocols such as PCIe or CXL- Knowledge of AMBA buses...CyberCoders
Sunnyvale, CA16 hours ago- ...leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne... ...products. As a valued senior member of our ASIC team, you will... ...our people succeed. Ethics and integrity always; Being open, honest, and...SeniorFull timeRemote workFlexible hours
$175k - $280k
...enabling human life on Mars.SR. RTL DESIGN ENGINEER (SILICON ENGINEERING)At... ..., product engineering, ASIC implementation). In this role... ...RTL in Verilog/System Verilog, integrate that in top level and deliver... ...timing constraint for those IPs and support the physical implementation...SeniorPermanent employmentTemporary workWorldwideWeekend workSpaceX
Palo Alto, CA3 days ago$163k - $236k
...Share Senior ASIC Physical Design Engineer Google Sunnyvale, CA, USA In most instances, this position requires in-person interviews as part... ...designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. As an ASIC Physical...SeniorWorldwideGoogle LLC
Sunnyvale, CA4 days ago$216.2k - $394k
...ASIC Design Engineering Lead - SoC IP DMA In this highly visible, hands-on role, you will lead a team of engineers at the center of Apple's SOC... ...and resourcing plans Partner with architecture, IP integration, chip integration, design verification, and formal verification...WorldwideRelocationApple Inc.
Sunnyvale, CA2 days ago- ...TetraMem in San Jose, CA is seeking a senior RTL design engineer to lead RTL design, simulation, and verification for ASIC/SoC products, ensuring robust and efficient designs. You will integrate IP blocks, perform PPA analysis, collaborate with backend, and drive tapeout...Senior
TetraMem - Accelerate The World
San Jose, CA3 days ago - ...Micron Technology, Inc. is seeking an experienced ASIC design engineer to deliver advanced RTL and integrate IP within complex SOC blocks. You will own micro-architectures, develop RTL, and ensure timing and quality across the full silicon lifecycle. The role emphasizes...Senior
$150k - $220k
...will fundamentally change the design, economics, manufacturing and... ...of life. We are seeking a Senior ASIC Design Engineer to join our processor... ...focused on the configuration, integration, and verification planning of Arm processor IP and associated subsystem components...SeniorFull timeWork at officeImmediate startVisa sponsorshipNight shiftE-Space
Saratoga, CA15 days ago- ...Advanced Micro Devices, Inc. in Santa Clara, CA is seeking an ASIC design engineer to contribute to high-performance network chips and NoC integration. You will collaborate with architecture, IP, physical design, and product teams to drive first-pass silicon success for...SeniorNight shift
Anysilicon
Santa Clara, CA4 days ago - ...company, is seeking an experienced ASIC Design Engineer to join their team in Mountain View,... ...design projects, focusing on high-speed PCIe designs and various industry-... ...with protocols like AXI and APB. Integrate ARM Fabric IPs and utilize IPXACT. Write scripts...
Anysilicon
Mountain View, CA4 days ago $175k - $215k
...ASIC Design Verification Engineer Waymo is an autonomous driving technology company with the... ...the organization Evaluate, integrate, and verify third-party Verification IP (VIP) to accelerate the... ...industry-standard interfaces such as PCIe Gen 5/6, DDR5, or Ethernet...Full timeRemote workWaymo
Mountain View, CA1 day ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented itself over two decades. Our invention... ..., design, implementation, and verification of DFT IPs for our next-generation SoC products. You’ll help drive innovation...SeniorFull timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This... ...end teams to accomplish your tasks.Work on a broad list of IPs such as GPU's work scheduler, time distribution system,...SeniorFull timeWork experience placementNvidia
Santa Clara, CA2 days ago$163k - $236k
...and control subsystem's design microarchitecture... ...to implement logic for ASIC products according to established... ...s degree in Electrical Engineering, Computer Engineering,... ...architecture and its integration within AI/ML-driven... ...Intellectual Property (IP) with the focus on management...SeniorWorldwideGoogle
Sunnyvale, CA4 days ago- ...SpaceX is seeking a SR. RTL Design Engineer (Silicon Engineering) to develop next-generation ASICs for Starlink. You will implement RTL in Verilog/SystemVerilog, optimize timing, and collaborate with verification, synthesis, and physical teams to ensure validated silicon...Senior
Starlink
Palo Alto, CA2 days ago - .... Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists... ...re looking for. Job Description Integrate IP blocks — including DDR PHY — into... ...Engineering. ~15+ years of experience in ASIC, SoC, or FPGA design and product‑...SeniorWork experience placementWorldwideRelocation
- ...Labs seeks a Principal Digital Design Engineer to lead front-end circuit... ...controllers, including RTL, synthesis, IP integration, and block-level verification.... ...in SoC/silicon for Switch ASIC, Networking, Server or Storage, with strong PCIe/Ualink/Esun/Ethernet...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior ASIC Design Engineer - PCIe & IP Integration. Be the first to apply!
Related searches
- product engineer Mountain View, CA
- senior manager product engineering Mountain View, CA
- new product engineer Mountain View, CA
- senior fpga design engineer Mountain View, CA
- senior software design engineer Mountain View, CA
- sr. product engineer Mountain View, CA
- digital design engineer Mountain View, CA
- manufacturing design engineer Mountain View, CA
- rtl design engineer Mountain View, CA
- soc design engineer Mountain View, CA