Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Verification Engineer - UVM, SoC Memory & PCIe

Tara Technical Solutions (TTS)

A leading semiconductor firm in San Jose is seeking a Design Verification Engineer responsible for verifying complex designs. The ideal candidate will have significant experience designing test benches and a strong grasp of verification methodologies like UVM. A Bachelor's degree with relevant experience is required. Competitive salary and benefits are offered, including health insurance and 401(k). #J-18808-Ljbffr Tara Technical Solutions (TTS)

Vacancy posted 2 days ago
Similar jobs that could be interesting for youBased on the Senior Verification Engineer - UVM, SoC Memory & PCIe in San Jose, CA vacancy
  • $120k - $190k

    A leading engineering firm in San Jose is seeking a Design Verification Engineer to verify SoC functional correctness and collaborate with cross-functional teams. The ideal candidate...  ...of ARM architecture, and proficiency in UVM and C programming. This full-time, on-site... 
    Senior
    Full time

    Quest Global

    San Jose, CA
    2 days ago
  • $119.8k - $258k

     ...company located in Mountain View, CA is seeking a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP...  ...Verification experience and strong skills in SystemVerilog and UVM. This position offers a full-time employment opportunity... 
    Senior
    Full time

    Sintegra Inc.

    Sunnyvale, CA
    1 day ago
  • $200k - $250k

    Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoCLocation: Santa...  ...Verification, High-Speed SoC, PCIe / UALink / SerDes, SystemVerilog...  ...skills (SystemVerilog/UVM, Python, C++, scripting)...  ...involving DMA, interrupts, and memory subsystems.... 
    Suggested

    CyberCoders

    Santa Clara, CA
    16 hours ago
  • $220.92k - $311.89k

     ...Job Description: Intel’s AI SoC organization is driving...  ...across edge and cloud. As a Senior Formal Verification Engineer, you will play a critical role...  ....• Familiarity with UVM-based simulation environments...  ...Things, the latest advances in memory and programmable solutions,... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $183k - $247.6k

     ...Inferentia and Trainium SOCs that are used to...  ...experienced Design Verification Engineers to build the next...  ...and mentorship. Our senior members enjoy one-...  ...System Verilog and UVM- 8+ YOE in testbench...  ..., for e.g. PCIe and UCIe- Experience with memory sub-systems, including... 
    Senior
    Local area
    Work from home
    Flexible hours

    Amazon

    Cupertino, CA
    2 days ago
  • $150k - $250k

    Job Title: Senior ASIC Verification EngineerJob Location: Santa Clara...  ...: ASIC/SoC Verification, RTL Verification, UVM / SystemVerilog, High...  ...Interconnects (Ethernet, UCIe, PCIe, CXL, UALink), Memory SubsystemPosition OverviewWe...  ...ASIC Verification Engineer to join our dynamic... 
    Senior

    CyberCoders

    Santa Clara, CA
    3 days ago
  •  ...Verify CPU subsystem and standard interfaces using SystemVerilog/UVM. Develop verification plans, UVM testbenches, test cases, assertions (SVA), and...  .../UVM expertise. Experience verifying CPU subsystems or SoC integration. Good understanding of AXI/AHB/APB and standard... 
    Senior

    ACL Digital

    San Jose, CA
    2 days ago
  • $168k - $264.5k

    NVIDIA is seeking hardworking, motivated and creative Senior Verification Engineer for our GPU Memory Subsystem IP verification Team! At NVIDIA, we have crafted...  ...like Debussy, GDB).Background with System Verilog and UVM based methodology for ASIC verification.Ways to stand... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    16 hours ago
  • $164.47k - $311.89k

     ...RoleIntel is seeking a Senior Design Verification Engineer for the Silicon...  ...protocol verification, and memory subsystem behavior,...  ...DV, and subsystem and SoC-level...  ...AMBA (CHI, ACE, AXI), PCIe, UCIe, and CXL; cache...  ...methodologies including UVM, SVA, ABV, and co-simulation... 
    Senior
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $164.47k - $269.1k

    Job Details:Job Description: About the RoleAs a Senior SoC Design Verification Engineer, you will lead verification efforts for complex system-on-chip (...  ...planning, implementation, and debug.System Verilog, OVM or UVM methodologies, and SoC test environment/VC development.... 
    Senior
    Full time
    Local area
    Immediate start
    Worldwide
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  •  ...via its Xilinx subsidiary, seeks a Sr Silicon Design Engineer to advance verification of ASIC/SOC components. The role covers architecture, logic design, and verification using UVM in SystemVerilog, with emphasis on PCIe/AXI protocols and Python tooling. The candidate... 
    Senior

    AMD

    San Jose, CA
    3 days ago
  • $136k - $218.5k

     ...is seeking an outstanding Senior ASIC Verification Engineer to verify the design and implementation...  ...of the world’s leading SoC's and GPU's. This position...  ...infrastructure for memory subsystem unitsVerify firmware...  ..., GDB), and methodologies (UVM or equivalent)Your work... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

     ...today!We are now looking for a Senior System Verification Engineer to join our Emulation division and...  ..., SpeedBridges, Accelerated UVM Testbenches).Bring up GPUs, SOCs, Switch, NIC on emulation, root...  ...verify High Speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc …. Low... 
    Senior
    Full time
    Worldwide
    Flexible hours

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ...adaptive, self-motivated design verification engineer to join our growing team. As...  ..., you will be part of a SOC team to drive and improve AMD...  ...skills in Verilog/System Verilog, UVM, C/C++, Scripting languages...  ...protocols such as AXI, AHB, PCIE, DDR etc. will be an advantageACADEMIC... 

    AMD

    San Jose, CA
    16 hours ago
  •  ...About the job Senior ASIC Verification Engineer (AI Hardware) Senior ASIC Verification...  ...environments using System Verilog and UVM Create simulation...  ...-on experience in ASIC or SoC verification ~ Strong...  ...architectures such as AI accelerators, memory hierarchies, or high-speed... 
    Senior
    Remote work
    Visa sponsorship

    4 Staffing Corp

    San Jose, CA
    1 day ago
  •  ...Verification Lead / Principal Verification Engineer PCIe Gen5/Gen6 Location :San Jose, CA Experience :10+ years Position...  ...planning, methodology definition, UVM environment architecture, coverage...  .... Build subsystem- and SoC-level verification environments.... 

    Goldenpick Technologies

    San Jose, CA
    1 day ago
  • $136k - $218.5k

     ...actively searching for talented Senior Verification Engineers to ensure the integrity and...  ...of our industry-leading SoCs and GPUs. Joining this team...  ...sophisticated methodologies such as UVM. Deeply understand the...  ..., DMA controllers, and Memory Controllers. ~ Expert skills... 
    Senior
    Full time

    NVIDIA

    Santa Clara, CA
    3 days ago
  • A leading engineering firm in Santa Clara is looking for a Design Verification Engineer to join their team. In this role, you will validate advanced System-on-Chip designs...  ...have extensive experience with SystemVerilog, UVM, and a proactive approach to problem-solving.... 
    Senior

    Capgemini Engineering

    Santa Clara, CA
    4 days ago
  •  ...3 days per week.The role:Senior Staff Design Verification Engineer What you will do:We want to...  ...first highly programmable in-memory computing architecture...  ...experience. Experience in SoC verification cycle from architecture...  ...methodologies such as UVM/OVM etc. Hands on ASIC-SoC... 
    Senior
    3 days per week

    d-Matrix

    Santa Clara, CA
    1 day ago
  •  ...SoC Design Verification Engineer Location: San Jose, CA Remote/Onsite: Onsite Types of Hire: Fulltime...  ...performance bottlenecks across CPU, memory, interconnect, and accelerators...  ...interconnect Expertise in SystemVerilog/UVM + C/C++/Python Experience with... 
    Full time
    Local area
    Remote work
    Night shift

    E-Solutions

    San Jose, CA
    3 days ago
  • $100k

     ...growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a SoC Design Verification Engineer to validate the System Management Controller (SMC...  ....Who You AreProficient in SystemVerilog, SV-UVM, Python, and C/C++ with strong verification skills... 
    Senior
    Permanent employment
    Remote work

    Tenstorrent

    Santa Clara, CA
    1 day ago
  •  ...Design Verification Engineer We are looking for talented Design Verification...  ...next-generation Physical AI SoC. In this role, you will work...  ...environments using SystemVerilog, UVM, C/C++, assertions, formal...  .... Verify compute engines, memory subsystems, interconnect fabrics... 
    Senior

    Auradine

    Santa Clara, CA
    16 hours ago
  • $164.9k - $223.1k

    ASIC/FPGA Design and Verification Engineer - Space Electronics - (Senior or Principal) -...  ...of the most complex SoCs in the world. We develop...  ...of low power or memory. Position...  ...Polymorphism, and leverage UVM to create drivers,...  ...interfaces (JESD204C, PCIe, Ethernet)... 
    Senior
    Permanent employment
    Full time
    Work experience placement
    Interim role
    Relocation
    Visa sponsorship
    Work visa
    Flexible hours
    Shift work
    Day shift

    Boeing

    Mountain View, CA
    12 hours ago
  • $141.91k - $200.34k

     ...groundbreaking advancements in the industry.Position OverviewAs a SoC Design Verification Engineer, you will play a pivotal role in ensuring that Intel's...  ...development.Key ResponsibilitiesCreate and update UVM-based test bench generation and test case creationDefine and... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...make a lasting impact on the world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We...  ...cycles. It requires deep knowledge of SystemVerilog and UVM, along with a solid grasp of ASIC verification methodologies... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    16 hours ago
  • $160k - $190k

     ...in San Jose, California is searching for a Firmware Engineer to architect and develop firmware for their SoC products. You will be responsible for implementing key...  ..., strong knowledge in C/C++, and familiarity with PCIe and embedded systems. The role offers a base salary... 
    Senior

    Astera Labs

    San Jose, CA
    1 day ago
  • $147k - $165k

    Asteralabs in San Jose, California is seeking an experienced Senior Firmware Engineer PCIe/CXL Memory Solution to lead the design and development of embedded firmware for PCIe/CXL memory expansion products tailored for AI and Cloud infrastructure. This position is crucial... 
    Senior

    Asteralabs

    San Jose, CA
    3 days ago
  • $168k - $264.5k

     ...redefining the future of computing! As a Senior Verification Engineer on our CPU Verification Team, you will...  ...environment using SystemVerilog and UVM.Proficient in one or more scripting...  ...concepts like pipelines, caches, virtual memory systems, coherency, etc.Strong SW and... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $173.28k - $259.6k

     ...generation data center ASIC and SoC products spanning a diverse...  ...technologies and interfaces, including Memory Subsystems (DDR, HBM, memory...  ...), High Speed Interconnects (PCIe, Ethernet, CPRI, PAM4/NRZ), D2...  ...Computer Science, Electrical Engineering or related fields and 15+... 
    Senior
    Permanent employment
    Full time
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

     ...lasting impact on the world.NVIDIA is looking for a Senior Verification Engineer to join our Emulation division onsite in Santa Clara...  ...Coverage, Power Estimation, SpeedBridges, Accelerated UVM Testbenches).Bring up SOCs on emulation, root causing SoC/Processor test fails... 
    Senior
    Full time
    Worldwide
    Flexible hours

    Nvidia

    Santa Clara, CA
    1 day ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Verification Engineer - UVM, SoC Memory & PCIe. Be the first to apply!