Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Design Verification Engineer

$180k - $250k

CyberCoders

Job Description

Job Description

Principal Design Verification Engineer

We are looking for an experienced and passionate Principal Engineer / Manager to join our team. In this role, you will be responsible for hands-on technical work while creating & managing the front-to-back design for our cutting-edge wireless infrastructure SOCs, from architecture and RTL through logic design.

Key Responsibilities:
- Create and manage digital designs for SOCs from architecture and RTL to logic design
- Utilize tools such as Verification, Mixed Signal, Power Management, Synthesis, static timing, SystemVerilog, ATPG, Fault Grading, SCAN, Clock-domain, BIST, DFM, TCL, Python, Wireless, Amba, Protocol Bus Architecture, DFT, ARM/RISC, AXI/AHB/APB, Multi-core CPU, VHDL/Verilog and Fault Coverage Analysis
- Develop and implement strategies to improve the performance of the digital design process
- Work with stakeholders to ensure customer satisfaction and customer requirements
- Analyze and interpret digital network and system data to identify areas of improvement
- Develop and maintain documentation for processes, procedures and design standards
- Stay abreast of the latest digital design trends and techniques
- Identify areas of risk and take corrective action to mitigate them

Qualifications:
- MS / PhD in Electrical Engineering, Computer Engineering or related field

- Wireless communication & protocol experience - i.e. WiFi, 4G/5G, LTE, 3GPP, etc. 
- Proven experience in digital design, architecture, RTL, and logic design
- Hands on experience with AMBA AXI/APB/AHB protocol bus architecture specs & implementations

- Verilog, VHDL & System verilog language experience & tools like linting, simulation, formal verification, clock-domain crossing checking, etc. 
- ARM/RISC architecture, multi-core CPU system memory & operation hierarchy experience
- UVM/OVM methodology & language (SystemVerilog) experience
- Ability to manage multiple projects with tight deadlines
- Programming & Scripting experience - i.e. C/C++, Tcl, Python, Perl, awk, sed, etc.
- Excellent leadership experience & technical capabilities, wear multiple hats
- Nice to have skills & tech include: Verification, Mixed Signal, Power Management, Synthesis, static timing, SystemVerilog, ATPG, Fault Grading, SCAN, Clock-domain, BIST, DFM, TCL, Python,

Benefits

Base Pay, Pre-IPO equity, Health, Dental, Vision, 401k

- Employer is willing to sponsor qualified candidates for a non-immigrant work visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 07/21/2025 and applications will be accepted on an ongoing basis until the position is filled or closed. Everforth CyberCoders is proud to be an Equal Opportunity Employer

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications, and a virtual recruiter as part of the application process. A human recruiter reviews all results. Click here for details on our virtual recruiter .  Everforth CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. Everforth CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at  View email address on ziprecruiter.com to make arrangements.

Salary

$180000 - $250000 USD per year
Vacancy posted a month ago
Similar jobs that could be interesting for youBased on the Principal Design Verification Engineer in San Jose, CA vacancy
  • $185k - $230k

     ...tailored architectures to meet their unique infrastructure requirements. Discover more at Astera Labs is seeking a Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex... 
    Principal
    Full time
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    4 days ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips for both...  ...project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 
    Principal

    Macpower Digital Assets Edge

    Santa Clara, CA
    3 days ago
  • $153k - $290k

     ...Design Verification Engineer GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint... 
    Principal
    Local area

    GLOBALFOUNDRIES

    Santa Clara, CA
    4 days ago
  • $158.6k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we're looking for a skilled Principal Design Verification Engineer to join our dynamic team and contribute to our mission of transforming business processes through technology.... 
    Principal
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    4 days ago
  • $158.6k - $237.6k

     ...Design Verification Engineer Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.... 
    Principal
    Permanent employment
    Internship
    Work from home

    Marvell

    Santa Clara, CA
    4 days ago
  • $142.8k - $274.8k

     ...Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud...  ...changes our world. The AI Silicon Engineering (AISiE) SoC Design Verification team is seeking passionate, driven, and intellectually... 
    Principal
    Ongoing contract
    Permanent employment
    Work at office
    Local area
    Worldwide

    Microsoft Corporation

    Mountain View, CA
    4 days ago
  • $158.6k - $317.8k

     ...Position Title: Design Verification Engineer, Principal (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $158,600 - $317,800/yr Variable Compensation: Base, bonus, RSUs, Refresher RSUs Position Summary... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    a month ago
  • $138k - $317.8k

     ...Position Title: Principal, Design Verification Engineer, UAL and PCIe Subsystems (Confidential Client) Location: Santa Clara, CA | Onsite Employment Type: Permanent Compensation Salary: $138,000 - $317,800/yr Bonus: Base, bonus, RSU, refresher RSUs Position... 
    Principal
    Permanent employment

    YK Solutions LLC

    Santa Clara, CA
    a month ago
  • $200k - $250k

     ...Job Description Job Description Principal Design Verification Engineer - PCIe / High-Speed SoC Job Title: Principal Design Verification Engineer - PCIe / High-Speed SoC Location: Santa Clara, CA Compensation: $200K - $250K base DOE plus bonus and RSUs ($... 
    Principal
    Ongoing contract
    Local area

    Cybercoders

    Santa Clara, CA
    23 days ago
  • $115k - $268k

     ...computing. Join us and be part of one of the most exciting semiconductor startups in the industry. We are hiring multiple Design Verification engineers to advance our innovative RISC-V processors and subsystems. Role: Develop and execute verification plans for units and... 
    Contract work

    Ventana Micro Systems

    Cupertino, CA
    1 day ago
  • $200k - $300k

     ...We are looking for talented engineers and leaders who have an entrepreneurial...  ...and want to drive their design from concept to silicon to...  ...car. Senior ASIC Design Verification Engineer Summary: As a...  ...247,600.00 1 day ago Senior Principal Design Verification Engineer... 
    Full time
    Flexible hours

    Ethernovia

    San Jose, CA
    3 days ago
  •  ...bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. This is a critical job... 

    Apple

    Cupertino, CA
    4 days ago
  • $80 - $90 per hour

     ...$90.00/hr Direct message the job poster from Infotree Global Solutions We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve client's abilities... 
    16 hours
    Contract work

    Infotree Global Solutions

    Santa Clara, CA
    3 days ago
  • $97.7k - $182.62k

     ...job and more exclusive features. Direct message the job poster from Capgemini Engineering About the Job You're Considering Join a collaborative and forward-thinking team as a Design Verification Engineer, contributing to the validation of advanced System-on-Chip (SoC)... 
    16 hours
    Full time
    Local area

    Capgemini Engineering

    Santa Clara, CA
    3 days ago
  • $152.5k - $219.2k

     ...help each other grow. Because full product development-from design to qualification to production-is within our team, we're able...  ...of the digital world. Your Impact As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary... 
    Full time
    Temporary work
    Local area
    Flexible hours

    Cisco

    San Jose, CA
    5 days ago
  • $136k - $218.5k

     ...NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you... 
    Work experience placement
    Remote work

    NVIDIA

    Santa Clara, CA
    4 days ago
  •  ...Senior Design Verification Engineer Immediate need for a talented Senior Design Verification Engineer. This is a Fulltime opportunity with long-term potential and is located in San Jose, CA (Onsite). Please review the job description below and contact me ASAP if you... 
    Full time
    Immediate start

    Pyramid Corporation

    San Jose, CA
    5 days ago
  • $164.47k - $311.89k

     ...Job Details: Job Description: About the Role Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-end verification of critical chassis and interconnect IP blocks from planning through signoff.... 
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    5 days ago
  •  ...Join to apply for the Design Verification Engineer role at Quest Global Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise. The company solves complex challenges across aerospace & defense, automotive... 
    Full time

    QuEST Global

    San Jose, CA
    1 day ago
  • $142.6k - $206.5k

     ...development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA validation and debugging. As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out... 
    Local area
    Shift work

    Altera

    San Jose, CA
    4 days ago
  •  ...Senior Design Verification Engineer Location: On-site in Santa Clara, CA Job Type: Full-Time Client is an innovative high-tech startup delivering breakthrough infrastructure solutions in AI. With a rapidly growing team and cutting-edge stack, we're building for... 
    Full time

    InterSources

    Santa Clara, CA
    4 days ago
  •  ...environments, including Goldman Sachs, IBM Cloud, Microsoft Azure, and Oracle. THE PERSON: We are seeking a high-impact Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC... 

    Advanced Micro Devices , Inc.

    Santa Clara, CA
    1 day ago
  •  ...Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art...  ...you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability.... 
    Contract work

    CirrusLabs

    Santa Clara, CA
    3 days ago
  •  ...AI and beyond. Together, we advance your career. THE ROLE: We are looking for an adaptive, self-motivated design verification engineer to join our growing team. As a key contributor, you will be part of a SOC team to drive and improve AMD's abilities to... 

    Advanced Micro Devices , Inc.

    San Jose, CA
    4 days ago
  •  ...Job Title Design Verification Engineer Job Description Responsibilities (depends on the detailed assignment, the candidate may actually carry out a portion of the responsibilities below): Design the verification architecture of a high-end 64 bit super scalar... 

    Netpace

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Location: Sunnyvale, CA Rate: 50/hr W2 Client is Microsoft Required: ~7+ years of ASIC verification experience ~ UVM/System Verilog ~ VCS simulator, Verdi ~2, 3 projects experience with UVM based testbench, coverage closure... 

    Omega Solutions

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Rootshell Enterprise Technologies Inc. is a recognized provider of professional IT Consulting services in the US. We are actively seeking a Design Verification Engineer for one of our clients. Location: Santa Clara, CA – Onsite Job... 

    Rootshell Inc

    Santa Clara, CA
    4 days ago
  •  ...Job Title Architect and create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. Develop test plans and coverage metrics from specifications and writing block... 

    Staffing the Universe

    Santa Clara, CA
    4 days ago
  •  ...Design Verification Engineer Imagine being part of a team that's redefining the future of mobility—where your ideas don't just sit in a lab but power next-generation technology. At indie, we are developing cutting-edge semiconductors, photonics, and radar sensors and... 

    Indie Co.

    San Jose, CA
    4 days ago
  •  ...Job Title: Design verification Engineer Location: San Jose CA (Complete Onsite) Contract: 10+ Months Experience range - 5 to 15 years only Key Skill: SV/UVM, AXI expertise, NOC/Crossbar, Performance What You'll Be Doing: Strong in SV/UVM scale test... 
    Contract work
    Immediate start
    Night shift

    Apolis

    San Jose, CA
    5 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Design Verification Engineer. Be the first to apply!