Senior SOC Design Methodology Engineer
NVIDIA
NVIDIA in Santa Clara, CA is seeking a Senior CPU Design Methodology Engineer to define system-level methodologies and tools for building SOCs efficiently. You will work across RTL, verification, and front-end flows, collaborating with ASIC, CAD, and software teams to deliver scalable design automation. You should have a Master’s in EE/CS and 8+ years of SOC design experience, strong Perl/Python skills, and a track record in Verilog/SystemVerilog, UVM, and synthesis. #J-18808-Ljbffr NVIDIA
Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the Senior SOC Design Methodology Engineer in Santa Clara, CA vacancy
$136k - $218.5k
NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting... ...-generation GPUs and SOCsDevelop and refine system-level methodologies and tools for efficient SOC creationStreamline SOC design...SeniorFull timeNvidia
Santa Clara, CA1 day ago$168k - $264.5k
...impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of... ...implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area)...SeniorFull timeRemote workNvidia
Santa Clara, CA1 day ago- ...in San Jose, California is seeking a senior ASIC physical design engineer to execute synthesis, PnR, and STA for assigned partitions of an SoC under strict schedules. You will collaborate... ...techniques while refining flow methodologies and addressing flow issues with EDA...Senior
Uncrewed Engineering Jobs
San Jose, CA2 days ago - ...Inc. in Santa Clara, CA is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. You will drive all stages... ...with architecture, RTL, DFT, verification, and methodology teams to ensure successful project execution and sign-...Senior
- ...Qualcomm Technologies, Inc. in Santa Clara, California is seeking a Physical Design Engineer to contribute across ASIC/SoC projects, including floorplanning, CTS, and low-power strategies. The role involves executing the full physical design flow, collaborating with cross...Senior
QUALCOMM, Inc.
Santa Clara, CA3 days ago - ...Samsung Semiconductor is hiring a Principal Engineer, SOC Design to lead architectural and RTL development for next-gen memory-focused SoCs. You will drive micro-architecture, integrate third-party IPs like ARM cores and DDR controllers, and collaborate with architects...Senior
- ...NVIDIA Corporation is seeking a Senior ASIC Design Engineer in Santa Clara, CA to design and implement high‑performance GPU and SoC sub-systems. You will own micro-architecture, write RTL, and ensure fully verified, timing-clean designs while supporting post‑silicon validation...Senior
- ...Efficient Computer seeks a Senior Design Engineer to design, integrate, and sign off RTL for blocks across our power-efficient SoC, focusing on on-chip interconnect and memory interfaces, low-power logic, and peripheral IP. You will collaborate with architects, DV, physical...SeniorNight shift
- ...Marvell is seeking a seasoned SoC design engineer to lead integration of internal and external IP blocks within the SOC team in Santa Clara. You will own portions of the SOC from inception to tape-out, collaborate on floorplanning, and drive timing closure using state-...Senior
- ...Samsung Semiconductor's DRAM Development Lab in San Jose seeks a Principal Engineer for SOC design to advance memory/storage silicon solutions. You will drive architectural definitions, manage top-level integration, and coordinate with verification and physical-design...Senior
- ...procurement, transport logistics, data center design and construction, equipment management,... ...We are seeking a highly specialized Senior Design Engineer with deep expertise in EDA tool capabilities and design methodologies to join our ASIC development team. In this...SeniorFull timeLocal area
Bitdeer Technologies Group
San Jose, CAmore than 2 months ago $196k - $310.5k
We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer... ...and implement the world’s leading SoC's and GPU's. This position offers... ...with CAD and physical design methodologies (flow and tool development), chip floorplan...SeniorFull timeNvidia
Santa Clara, CA5 days ago$168k - $264.5k
We are now looking for a Senior ASIC Design Engineer to join our DFT team!NVIDIA has continuously reinvented... ...be doing:As a key member of our DFX Methodology Team, you will play a critical role... ...of DFT IPs for our next-generation SoC products. You’ll help drive...SeniorFull timeNvidia
Santa Clara, CA4 days ago$136k - $218.5k
...We are now looking for a motivated Senior Physical Design and Timing Engineer to join our dynamic and growing team... ...-power NVIDIA CPUs, GPUs, LPUs and SoCs at block level, cluster level, and/... ...-path planning and crafting, or methodology/workflow improvements.Hands-on experience...SeniorFull timeNvidia
Santa Clara, CA3 days ago- ...shaping the future. Whether you’re designing next-gen processors, enabling... .../mixed-signal layout design engineer with supervisory role to join... ...in defining layout methodology and flowDriving layout productivity... ...integration flow or digital SOC flow is a benefitExperience with...SeniorWork experience placementRemote work
AMD
San Jose, CA3 days ago $163k - $236k
...management and control subsystem's design microarchitecture... ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...will join a team working on SoC-level RTL design for our data... ...developing infrastructure and methodology that form the foundation of our...SeniorWorldwideGoogle
Sunnyvale, CA3 days ago$164.47k - $232.19k
...We work every single day to design and manufacture silicon products... ...:As a GPU Physical Design Engineer, you will play a critical role... ...and improve physical design methodologies and flow automation for continuous... ...design challenges, including SoC integration and timing...SeniorFull timeInternshipLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA4 days ago$141.91k - $269.1k
...portfolio, a world-class design ecosystem, and an operationally... ..., Government (ADG) - The Senior DFT Logic Design Engineer provides technical support... ..., ATPG validation methodology and flows.The successful candidate... ...for block level and SOC level.Support and provide...SeniorFull timeInternshipLocal areaImmediate startShift workIntel
Santa Clara, CA4 days ago$138k - $206k
...global leader whose innovative designs are pushing the boundaries of... ...both hardware and software engineers to identify and address the unique... ...-centric computing IP and SoC partitions from RTL netlist... ...physical implementation flows and methodologies using Tcl/Python scripting...SeniorWork at officeFlexible hoursNight shiftSamsung Semiconductor
San Jose, CA5 days ago- ...United States is seeking a DFT Engineer with 5–10 years of... ...MBIST, scan, and related test methodologies. The role involves developing DFT features for complex SoCs, scan insertion, ATPG pattern... ...Siemens DFT tools in a fast-paced design environment. #J-18808-LjbffrSenior
Triveni IT
San Jose, CA3 days ago - ...Google in Sunnyvale, CA is seeking an experienced ASIC Design Engineer to develop custom silicon for data-center products, focusing on efficiency and integration. You will define microarchitecture, write SystemVerilog RTL, and collaborate across software, architecture,...Senior
$100k
...our team and looking for contributors of all seniorities.Tenstorrent is looking for a Physical Design CPU Methodology Engineer who defines and drives the implementation methodology... ...Design Engineer with 10+ years of ASIC/SoC/CPU experience, ideally focused on high-performance...Permanent employmentRemote workTenstorrent
Santa Clara, CA3 days ago$213k - $287.5k
Annapurna Labs designs silicon and software that accelerates innovation... ...change the world.Custom SoCs (System on Chip) live at the... ...for an ASIC Physical Design Engineer to help us trail-blaze new technologies... ...verification and integration methodologies using industry-standard EDA...Local areaFlexible hoursAmazon
Cupertino, CA5 days ago$164.47k - $311.89k
...We work every single day to design and manufacture silicon products... ...'s AI Revolution Intel's AI SoC organization develops cutting... ...accelerators. If you are an engineer with strong technical and communication... ..., leveraging innovative methodologies to overcome challenging...Full timeInternshipLocal areaImmediate startWorldwideShift workIntel
Santa Clara, CA1 day ago$168k - $264.5k
We are now looking for a Senior CPU Design Methodology Engineer!The complexity of chip development has greatly increased over the years. We are now packing... ...is looking for a top ASIC Engineer with an interest in SOC design automation, RTL integration, and chip build and...Full timeRemote workNvidia
Santa Clara, CA5 days ago$143.8k - $230k
...'s Timing Sign-Off group in Central Engineering is looking for an energetic and self... ...to provide advanced timing sign-off methodologies to Broadcom’s chip teams with the goal... ...development and modeling for SOC and 3D/2.5D IC design. This includes complex studies and analysis...Full timeLocal areaBroadcom
San Jose, CA5 days ago$136k - $218.5k
...SCG Architecture team is hiring a Senior Power Integrity Co-Design Engineer to architect and deliver di/dt mitigation... ...of the Sim-to-Si correlation methodology for noise. You know when a model is... ...rail, multi-domain PDN ownership at SoC level — die + package + board co-optimization...SeniorFull timeLive inNvidia
Santa Clara, CA5 days ago$180k - $245k
...of computing. We are looking for a Senior Design Engineer to design, integrate, and sign off RTL... ...for blocks across our power-efficient SoC: the compute fabric's on-chip interconnect... ...gate-level power analysis tools and methodologies. Exposure to DFT concepts: scan...SeniorNight shift$168k - $264.5k
NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team... ...be doing:As a member of the GPU Design Methodology team, you will document and deliver...SeniorFull timeWork experience placementNvidia
Santa Clara, CA3 days ago- ...lead ASIC front-end physical design and associated engineering workflow development for... ...products. As a valued senior member of our ASIC team, you... ...includes deep knowledge of VLSI/SoC chip physical design... ...DC), power analysis, clock methodology, and other commonly used aspects...SeniorFull timeRemote workFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior SOC Design Methodology Engineer. Be the first to apply!
Related searches
- product engineer Santa Clara, CA
- senior manager product engineering Santa Clara, CA
- new product engineer Santa Clara, CA
- chief design engineer Santa Clara, CA
- senior fpga design engineer Santa Clara, CA
- senior software design engineer Santa Clara, CA
- cad design engineer solidworks Santa Clara, CA
- sr. product engineer Santa Clara, CA
- digital design engineer Santa Clara, CA
- director of product engineering Santa Clara, CA