Principal Engineer, Package Design
$164.8k - $226.6kSiTime Corporation
Job Description
Job Description
About SiTime
SiTime is the Precision Timing company.
Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.
Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit:
Job Summary
The Principal Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’s revolutionary MEMS-based timing products. Packaging technologies include QFN, WLCSP, ceramic, substrate-based, and multi-chip/package modules, all of which incorporate custom-designed MEMS and CMOS components.
Responsibilities:
- Develop new packaging technology for SiTime’s MEMS-based timing solutions
- Lead activities for package design, development, and release-to-production
- Develop, manage, and analyze DoEs running locally and overseas
- Manage development activities at OSATs
- Work with OSATs to prototype and test new custom package designs
- Ensure new technologies achieve required performance, reliability, and quality requirements
- Lead troubleshooting activities related to package design or performance
Qualifications & Requirements:
- M.S or PhD. Degree in Mechanical Engineering, Material Science, or other relevant field
- 10+ years’ experience in semiconductor IC packaging technology and methodology
- Experience managing overseas OSATs to bring products into production
- Knowledge of leadframe-based, flip-chip, and substrate-based packages
- Experience with flip-chip and bumping technologies
- Understanding of thermal, stress, and electrical considerations in package design
- Hands-on experience with CAD software (AutoCAD preferred but not required)
- The desire to work in a fast-paced, challenging, and risk-taking environment
Desired Characteristics & Attributes:
- Understanding of thermal, mechanical, and electrical modeling for semiconductor packages
- Understanding of material characterization techniques (DMA, TMA, TGA, etc.)
Compensation Range:
At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.
The annual base salary range for this role is $164,800 - $226,600. The final offer is determined by factors such as location, experience, education, and training.
In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.
Benefits offered : 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.
SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.
Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.
- Innovation on Top – Philosophies of Innovation with Rajesh Vashist
- Fabrication Knowledge – An Interview with Rajesh Vashist
- SiTime Corporation – YouTube
#LI-SITIME
- ...Principal Substrate and Packaging Engineer Fully onsite in the San Francisco Bay Area Full time opportunity $400-500K total compensation package-... ...experience level) Industry leader in semiconductor design focused on advanced IC packaging and high‑speed interconnect...SuggestedFull time
- ...Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range... ...company. We offer an impressive benefit package and career development opportunities. If... ...Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas...SuggestedLocal areaOverseas
$220k - $300k
...applications. As we continue to grow, we’re looking for a skilled Principal Hardware Design Engineer to join our dynamic team and contribute to our mission... ...Collaborate with cross-functional teams (RTL, SI, package, layout) Support board bring-up, debugging, and...SuggestedLocal area$220.92k - $311.89k
...Overview We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting‑edge analog... ...design reviews. Benefits We offer a total compensation package that ranks among the best in the industry. It includes competitive...Suggested- ...a global technology leader in Electronic Design Automation (EDA) software, dedicated to pushing... ...of semiconductor design. As a Software Engineer, you will contribute to developing... ...solutions for advanced 2.5D and 3D System-in-Package (SIP) designs. Your work will involve...Suggested
- ...beyond. Together, we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you... ...Generate comprehensive manufacturing and assembly packages such as Gerber, ODB Build strong relationships with both...
$164.8k - $226.6k
...minimum of 10 years of experience to lead the design and development of FPGA-based platforms... ...design, MEMS design, systems and test engineering, validation, and production teams... ...comprehensive and highly competitive compensation package designed to attract top talent. The...$219k - $351k
...part of a global leader whose innovative designs are pushing the boundaries of what's... ...customers, partners, and communities. Principal Engineer, SOC Design What You'll Do The... ...This is in addition to our diverse package of benefits centered around the wellbeing...Work at officeImmediate startFlexible hours- ...philosophy extends beyond the product to its packaging, where every detail is thoughtfully... ...diverse group of people responsible for the design and execution of structural packaging... ...PD Manager, you will lead a team of engineers to design and execute packaging architecture...
$268k - $402k
...Date posted 06/07/2026 Category Engineering Hire Type Employee Job ID 17450... ...cars to learning machines. We lead in chip design, verification, and IP integration,... ...deepexpertisein IC design and advanced packaging, including 3DIC technologies. You have successfully...Remote work- ...Essential Duties and Responsibilities: We are seeking a Principal System Design Engineer to join our team in Milpitas, United States. The... ...Restricted Stock Unit Awards. We offer a comprehensive package of benefits including paid vacation time; paid sick leave...Temporary workRemote workFlexible hoursShift work
$220k - $300k
Bright Vision Technologies is looking for a Principal Hardware Design Engineer to join our team in Santa Clara, CA. This role emphasizes the design of high-speed PCB systems for next-generation semiconductor products. The ideal candidate will work with cross-functional...- ...for all NPI programs. Evaluate ECAD (Altium, Cadence) and MCAD designs to eliminate manufacturability risks early. SMT Process... ...). Manage designs with near-zero tolerance margins. Quality Engineering Integration Link failure analysis with DFM rules, DFMEA, and...
- ...Position Overview We are seeking a highly motivated Chiplet Package Design Engineer to drive the development of advanced packaging solutions for next-generation semiconductor products. This role focuses on 2.5D and 3D heterogeneous integration , enabling high-performance...Full time
$144k - $209k
Google is seeking a Packaging Design Engineer in Sunnyvale, California, to innovate packaging solutions for cutting-edge products. This role requires ownership of the entire packaging development lifecycle, from initial concept to mass production. You will collaborate with...$144k - $209k
Google Inc. in Sunnyvale is seeking a Packaging Design Engineer to lead the development of innovative packaging solutions for high-value hardware. This role involves collaborating with diverse teams to ensure designs are efficient, sustainable, and meet stringent safety...$144k - $209k
..._fare Google place Sunnyvale, CA, USA Bachelor's degree in Packaging Engineering, Mechanical Engineering, Industrial Engineering, a related engineering... ...of experience in hardware product packaging and structural design. Preferred qualifications: 8 years of experience in...Full timeWorldwide- ...resilience, and productivity. We’re looking for a smart, driven engineering professional to join our infrastructure team and help... ...environment across the company. About the role: As a SI/PI Package Design Engineer focused on 224G Ethernet switches, your role is critical...Full time
- Job Description Primary Function of Position The Medical Device Packaging Design Engineer is a critical engineering role responsible for the design, development, verification, and launch of next‑generation mechanical packaging systems for sterile and non‑sterile medical...
$220.92k - $311.89k
...Impact We are seeking a highly experienced a Director, SoC Design Engineering, to lead the functional verification efforts for cutting-... ...your Recruiter. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive...Work experience placementLocal areaImmediate startWorldwideShift workNight shift- ...Position Overview We are seeking a highly capable Customer Package Design Integration Engineer (2.5D / 3D Packaging) to ensure the successful execution of customer chiplet-based product development using Rapidus advanced packaging technologies. This role serves...Full time
$188k - $325k
## Senior Principal IP Design EngineerApplylocations: Santa Claratime type: Full timeposted on: Posted 30+ Days Agojob requisition id: JR-... ...design performance goals* Partner with a multi-functional engineering team to implement and validate physical design aspects of timing...Work experience placementLocal area- ...AI and beyond. THE ROLE You will contribute to the ASIC (chip) design for high-performance network chips: AINIC and DPU. As a member... ...the architecture, IP design, Physical Design teams, and product engineers to achieve first‑pass silicon success. THE PERSON A successful...
- d-Matrix in Santa Clara, CA is seeking a skilled Digital Design Engineer. This role involves the micro-architecture design and development of AI sub-system modules, ensuring high performance and efficiency. The ideal candidate holds a Master’s degree and offers 12+ years...
- Siemens AG is looking for a Marketing Programs Manager focused on 3D IC Design & Advanced Packaging Solutions. The role involves developing marketing strategies, managing campaigns, and collaborating with teams to enhance market visibility. Candidates should have a Bachelor...
$160k - $210k
...Taara here. About the Role The successful candidate will design and implement packaging solutions for micro-optic assemblies of Si photonic and... ...this happen. What you should have M.S. in Electrical Engineering, Applied Physics or related field Five (5) or more years...Full time$170k - $225k
...Job Title: Principal Hardware Design Engineer- Systems Engineering Location: Onsite, Santa Clara, CA, US Department: Engineering / Architecture... ...high-performance results. Collaborating closely with package design and signal integrity teams to ensure package and...Relocation$180k - $240k
...craft seriously. Some Recent Press: What We Need A Senior Packaging Engineer responsible for architecting and delivering advanced multi‑... ...accelerators. This role focuses on package architecture, substrate design, manufacturability, and vendor engagement. Key...Full timeFor subcontractorRemote work$250k - $280k
...concede and move on. Educate Your Ego : Selflessly collaborate towards our shared purpose. About the role: As a Principal Design Verification Engineer , you will own the verification strategy and execution for complex IPs or full‑chip SoC. You will lead a team of verification...- MixMode is seeking a Principal Design Verification Engineer to join our hybrid workforce in Santa Clara, CA. This role offers the unique chance to work on a groundbreaking computing architecture in a dynamic environment. Ideal candidates will have a BS/MS in Electrical...
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Principal Engineer, Package Design. Be the first to apply!
- senior civil engineer project manager Santa Clara, CA
- senior chief engineer Santa Clara, CA
- director of product engineering Santa Clara, CA
- engineering director Santa Clara, CA
- chief engineer Santa Clara, CA
- chief design engineer Santa Clara, CA
- principal network engineer Santa Clara, CA
- data center chief engineer Santa Clara, CA
- principal infrastructure engineer Santa Clara, CA
- hotel chief engineer Santa Clara, CA




