Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, Package Design

$164.8k - $226.6k

SiTime Corporation

Job Description

Job Description

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit:

Job Summary

The Principal Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’s revolutionary MEMS-based timing products. Packaging technologies include QFN, WLCSP, ceramic, substrate-based, and multi-chip/package modules, all of which incorporate custom-designed MEMS and CMOS components.

Responsibilities:

  • Develop new packaging technology for SiTime’s MEMS-based timing solutions
  • Lead activities for package design, development, and release-to-production
  • Develop, manage, and analyze DoEs running locally and overseas
  • Manage development activities at OSATs
  • Work with OSATs to prototype and test new custom package designs
  • Ensure new technologies achieve required performance, reliability, and quality requirements
  • Lead troubleshooting activities related to package design or performance

Qualifications & Requirements:

  • M.S or PhD. Degree in Mechanical Engineering, Material Science, or other relevant field
  • 10+ years’ experience in semiconductor IC packaging technology and methodology
  • Experience managing overseas OSATs to bring products into production
  • Knowledge of leadframe-based, flip-chip, and substrate-based packages
  • Experience with flip-chip and bumping technologies
  • Understanding of thermal, stress, and electrical considerations in package design
  • Hands-on experience with CAD software (AutoCAD preferred but not required)
  • The desire to work in a fast-paced, challenging, and risk-taking environment

Desired Characteristics & Attributes:

  • Understanding of thermal, mechanical, and electrical modeling for semiconductor packages
  • Understanding of material characterization techniques (DMA, TMA, TGA, etc.)

Compensation Range:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

The annual base salary range for this role is $164,800 - $226,600. The final offer is determined by factors such as location, experience, education, and training.


In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

Benefits offered : 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime: Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube

#LI-SITIME

Vacancy posted 9 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, Package Design in Santa Clara, CA vacancy
  •  ...SoC products, delivering trusted embedded design innovation that shapes the way we live,...  ...Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon...  ...are seeking a Senior Advanced Packaging Engineer to lead the development and integration... 
    Suggested
    Hourly pay
    Temporary work
    Local area
    Remote work
    Flexible hours

    Renesas Electronics

    San Jose, CA
    29 days ago
  •  ...Join our Applied R&D Electromechanical Design team and work at the forefront of multidiscipline...  ...restoration. Qualifications Mechanical Engineering University degree from a recognized...  .... Exposure to telecom electronic system packaging (mechanical design). 10+ years design... 
    Suggested

    Nokia

    Sunnyvale, CA
    1 day ago
  • $129.4k - $247.8k

     ...communicates. Requisition ID: 77070 Job Description We are seeking a Principal Packaging Engineer with expertise in advanced laminate packaging technologies...  ...San Jose, CA or Irvine, CA. Responsibilities Work with IC design teams to define and implement package requirements. Own... 
    Suggested
    Flexible hours

    Skyworks Solutions

    San Jose, CA
    1 day ago
  • $190k

     ...Role Summary: We are seeking a Senior Package Design Engineer to join our custom SOC/ASIC development client. Youll work closely with cross-functional teams in the U.S. and overseas on high-performance package substrate design with a focus on signal/power integrity and... 
    Suggested
    Overseas

    Job Juncture

    San Jose, CA
    1 day ago
  • $190k - $270k

     ...Architecture & Development: Lead the hands‑on design and coding of RAG (Retrieval‑Augmented...  .... Build systems that allow hardware engineers to "query" complex design rules and legacy...  ...(STI)/ bonus. A comprehensive benefits package is offered in addition to this. Typical... 
    Suggested
    Temporary work
    For contractors
    Work at office
    Shift work
    Night shift

    Celestica

    San Jose, CA
    4 days ago
  • $145.8k

     ...Job Description ESSENTIAL DUTIES AND RESPONSIBILITIES Designer will be responsible for the design of high performance analog and mixed...  ...Conditions for Restricted Stock Unit Awards. We offer a comprehensive package of benefits including paid vacation time; paid sick leave;... 
    Temporary work
    Immediate start
    Remote work
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    2 days ago
  • $248.4k

     ...Job Description We are seeking a Principal Design Engineer, passionate individual with technical leadership capabilities to build complex system...  ...role is eligible for a comprehensive, competitive benefits package which may include healthcare, retirement plans, paid time off... 
    Night shift

    Lattice Semiconductor

    San Jose, CA
    1 day ago
  •  ...responsible for the physical design and integration of the OPU’s...  ...coupled subsystems, and photonic packaging. This is the precision...  ...enables our optical processing engine to operate within the exacting...  ...required for analog compute. The Principal Optomechanical Design... 
    Full time
    Contract work

    Neurophos

    Sunnyvale, CA
    2 days ago
  • $174k - $352.5k

    This role has been designed as ‘Hybrid’ with an expectation that you will work on average...  ...Top-Level & block-level Physical Design Engineer Responsibilities Implement physical design...  ...large SoC level. Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise

    Sunnyvale, CA
    2 days ago
  • Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems...  ...provide guidance to new college-grad/junior engineers and interns Benefits Subsidized health...  ...-leading maternity and paternity leave package A hybrid, flexible work model that... 
    Work experience placement
    Flexible hours

    HP Enterprise

    Sunnyvale, CA
    1 day ago
  • $182k - $273k

    Ampere is a semiconductor design company for a new era, leading the future of computing...  ...or layout problems and work closely with engineering teams to address them. Work on multiple...  ...providing a competitive total rewards package that includes base pay, cash long‑term incentive... 
    Local area

    Ampere Computing LLC.

    Santa Clara, CA
    1 day ago
  • $231.44k - $282.88k

     ...data center, mobile, and consumer chip design. With SiFive, the future of RISC‑V...  ...The Role SiFive is looking for a principal‑level hardware engineer to design industry‑leading CPU and interconnect...  ..., verification testbenches, and packaged software. Perform initial sandbox... 
    Night shift

    SiFive

    Santa Clara, CA
    2 days ago
  • $180k - $230k

    Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC)remote type: Onsitelocations: San Jose, CAtime type:...  ...Location:* San Jose, CA*MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(... 
    Remote work
    Worldwide

    Monolithic Power Systems

    San Jose, CA
    4 days ago
  • $83.4k - $125.2k

     ...enabling solutions for global security. Our Engineering and Sciences (E&S) organization pushes...  ..., innovative technologies to develop, design, produce and sustain optimized product lines...  ...full-time Basic Qualifications For Principal Mechanical Design Engineer Bachelors of... 
    Full time
    Relocation package
    Shift work

    Northrop Grumman

    Sunnyvale, CA
    2 days ago
  • $219k - $351k

     ...an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the...  ...and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    26 days ago
  • $219k - $351k

     ...part of a global leader whose innovative designs are pushing the boundaries of what's...  ...customers, partners, and communities. Principal Engineer, SOC Design What You'll Do The...  ...This is in addition to our diverse package of benefits centered around the wellbeing... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    26 days ago
  • $173k - $192k

     ...Title: Principal Quality Engineer - Design Assurance (NPD) This position is based in our Campbell, California offices. This position is on-site...  ...when extending an offer.  As part of our total rewards package, Imperative Care offers comprehensive benefits including... 
    Full time
    Contract work
    Work experience placement
    Work at office

    Imperative Care

    Campbell, CA
    25 days ago
  • $200k - $351k

     ...State/Province: California City: San Jose General Overview Functional Area: Engineering (ENG) Career Stream: Engineering (ENG) Role: Senior Principal (SPR) Job Title: Senior Principal, Design Engineering Job Code: SPR-ENG-DSGN Summary Thank you for checking us out! If... 
    Local area

    Celestica

    San Jose, CA
    4 days ago
  •  ...Cadence Cadence is a pivotal leader in electronic design, building upon more than 30years of computational software expertise. The...  ...Position Requirements / Qualifications BS degree in Electrical Engineering with a minimum of 7 years of experience OR MS with a minimum of... 

    Cadence Inc

    San Jose, CA
    1 day ago
  •  ...We are looking for a Senior Principal Physical Design Engineer to own the top-level floorplan, global power networks, and timing budgets for our next-generation architecture. Requirement Advanced Chip Ownership: Proven track record of owning full-chip top-level integration... 

    ACL Digital

    San Jose, CA
    1 day ago
  • $142k - $222k

     ...Develop hardware solutions to be integrated into common platform designs including processors, high speed serial interfaces, NPUs, FPGAs...  ...with design, software/firmware, mechanical and thermal engineers. Lead the design of DC-DC switch-mode power supplies and component... 
    Night shift

    Celestica

    San Jose, CA
    1 day ago
  •  ...for all NPI programs. Evaluate ECAD (Altium, Cadence) and MCAD designs to eliminate manufacturability risks early. SMT Process...  ...). Manage designs with near-zero tolerance margins. Quality Engineering Integration Link failure analysis with DFM rules, DFMEA, and... 

    Tata Electronics

    Santa Clara, CA
    2 days ago
  •  ...Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range...  ...company. We offer an impressive benefit package and career development opportunities. If...  ...Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas... 
    Local area
    Overseas

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    27 days ago
  •  ...cars to learning machines. We lead in chip design, verification, and IP integration,...  ...deep expertise in IC design and advanced packaging, including 3DIC technologies. You have successfully...  ...plans and for influencing across engineering, product, go‑to‑market, and customer‑... 

    Synopsys Inc

    Sunnyvale, CA
    2 days ago
  • $225k - $301.9k

    Fox Point Recruitment LLC is seeking a Principal Hardware Design Engineer to work onsite in Santa Clara, CA. This role involves designing high-speed printed circuit boards for diverse applications including Automotive and Networking. The ideal candidate will have extensive... 

    Fox Point Recruitment LLC

    Santa Clara, CA
    2 days ago
  •  ...take the craft seriously. About The Role We are seeking a Principal Power Design Engineer to own the design, implementation, and validation of the...  ...and high‑current power paths. Work closely with package engineering to ensure clean power delivery handoff at the... 
    Remote work

    Delos Data

    Palo Alto, CA
    2 days ago
  • $170k - $225k

     ...Job Description Job Description Job Title: Principal Hardware Design Engineer- Systems Engineering Location: Onsite, Santa Clara, CA, US...  ...high-performance results. Collaborating closely with package design and signal integrity teams to ensure package and... 
    Relocation

    Fox Point Recruitment LLc

    Santa Clara, CA
    21 days ago
  • $138k - $317.8k

     ...to create scalable, secure, and user-friendly applications. As we continue to grow, we're looking for a skilled Principal Design Verification Engineer - UAL & PCIe Subsystems to join our dynamic team and contribute to our mission of transforming business processes... 
    Local area
    Immediate start
    Visa sponsorship
    Relocation package

    Bright Vision Technologies

    Santa Clara, CA
    1 day ago
  •  ...bout the Role & Team: s part of the Design Verification Team , you will verify the circuitry that goes inside our chips...  ...include project management and leading a team of verification engineers at a project level. Key Responsibilities: Test Planning... 

    Macpower Digital Assets Edge

    Santa Clara, CA
    7 hours ago
  • $185k - $230k

     ...Principal Design Verification Engineer California Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential... 
    Flexible hours
    Night shift

    Astera Labs

    San Jose, CA
    3 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, Package Design. Be the first to apply!