Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Principal Engineer, Package Design

$164.8k - $226.6k

SiTime Corporation

Job Description

Job Description

About SiTime

SiTime is the Precision Timing company. 

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit:  

Job Summary

The Principal Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’s revolutionary MEMS-based timing products. Packaging technologies include QFN, WLCSP, ceramic, substrate-based, and multi-chip/package modules, all of which incorporate custom-designed MEMS and CMOS components.

 

Responsibilities:

  • Develop new packaging technology for SiTime’s MEMS-based timing solutions
  • Lead activities for package design, development, and release-to-production
  • Develop, manage, and analyze DoEs running locally and overseas
  • Manage development activities at OSATs
  • Work with OSATs to prototype and test new custom package designs
  • Ensure new technologies achieve required performance, reliability, and quality requirements
  • Lead troubleshooting activities related to package design or performance

Qualifications & Requirements: 

  • M.S or PhD. Degree in Mechanical Engineering, Material Science, or other relevant field
  • 10+ years’ experience in semiconductor IC packaging technology and methodology
  • Experience managing overseas OSATs to bring products into production
  • Knowledge of leadframe-based, flip-chip, and substrate-based packages
  • Experience with flip-chip and bumping technologies
  • Understanding of thermal, stress, and electrical considerations in package design
  • Hands-on experience with CAD software (AutoCAD preferred but not required)
  • The desire to work in a fast-paced, challenging, and risk-taking environment

 

Desired Characteristics & Attributes:

  • Understanding of thermal, mechanical, and electrical modeling for semiconductor packages
  • Understanding of material characterization techniques (DMA, TMA, TGA, etc.)

 

Compensation Range:

 

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. 

The annual base salary range for this role is $164,800 - $226,600. The final offer is determined by factors such as location, experience, education, and training.


In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

 

Benefits offered : 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime:  Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique. 

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube

#LI-SITIME

Vacancy posted 23 days ago
Similar jobs that could be interesting for youBased on the Principal Engineer, Package Design in Santa Clara, CA vacancy
  • $164.8k - $226.6k

     ...shipped, SiTime is changing the timing industry. For more information, visit: .Job SummaryThe Principal Semiconductor Package Engineer is responsible for the specification, design, development, and qualification of unique custom packaging technology for SiTime’s... 
    Suggested
    Overseas

    SiTime

    Santa Clara, CA
    1 day ago
  • $200k - $240k

     ...we are more than just a semiconductor company; we are the engine behind a "safer, smarter, and more sustainable" future. Headquartered...  ...and green energy solutions. Job Description Principal Package Design Engineer Location: Hybrid at main Renesas Electronics... 
    Suggested
    Work at office

    Renesas Electronics

    San Jose, CA
    27 days ago
  •  ...Principal Packaging EngineerWe are looking for a Principal Packaging Engineer to own package architecture and development for Velaura's next-generation SoCs. This role will...  ...co-optimize package, die, board, and system design for performance, power, cost, and manufacturability... 
    Suggested
    Flexible hours

    Auradine

    Santa Clara, CA
    2 days ago
  • $173k - $192k

     ...Title: Principal Quality Engineer - Design Assurance (NPD) This position is based in our Campbell, California offices. This position is on-site...  ...when extending an offer.  As part of our total rewards package, Imperative Care offers comprehensive benefits including... 
    Suggested
    Full time
    Contract work
    Work experience placement
    Work at office

    Imperative Care

    Campbell, CA
    more than 2 months ago
  • $219k - $351k

     ...part of a global leader whose innovative designs are pushing the boundaries of what's...  ...customers, partners, and communities. Principal Engineer, SOC Design What You'll Do The...  ...This is in addition to our diverse package of benefits centered around the wellbeing... 
    Suggested
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    15 days ago
  •  ...Alpha and Omega Semiconductor (AOS), we design, develop and globally supply a broad range...  ...company. We offer an impressive benefit package and career development opportunities. If...  ...:Interact with Product Lines, Product Engineers and Silicon Designers in US and overseas... 
    Local area
    Overseas

    Alpha & Omega Semiconductor

    Sunnyvale, CA
    29 days ago
  •  ...where we come in. We combine deep engineering expertise with global-scale manufacturing...  ...ESSENTIAL DUTIES AND RESPONSIBILITIES: Designer will be responsible for the design of...  ...Unit Awards. We offer a comprehensive package of benefits including paid vacation time... 
    Temporary work
    Immediate start
    Remote work
    Worldwide
    Flexible hours
    Shift work

    Western Digital

    San Jose, CA
    15 days ago
  • $230k - $260k

     ...Job Description Responsibilities: Package Technology Development/NPI, R&D, Global...  ...customer adoption programs. Focus on design and development of package and...  ...Chemistry, Mechanical, Electrical or Materials Engineering. ~15 to 20 years of relevant experience... 
    Contract work
    For subcontractor
    Worldwide

    Renesas Electronics

    San Jose, CA
    4 days ago
  • $210.87k - $329.86k

     ...intelligent automation across its Hardware Engineering organization to improve engineering...  ...accelerate development cycles, and improve design quality and first-time-right execution....  ...compensation only. A comprehensive benefits package is offered in addition to this range.... 
    Temporary work
    Local area
    Worldwide
    Shift work

    Celestica International LP

    San Jose, CA
    23 days ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance,...  ...and scalability. Job Overview We are seeking a Systems Packaging & Assembly Engineer to lead the development and integration of advanced packaging... 
    Contract work

    nEye.ai

    Santa Clara, CA
    24 days ago
  • $200k - $266.4k

     ...Description Job Description Job Title:Senior Principal Engineer, Hardware Application Engineering — Board & System Design Location: Santa Clara, CA (Onsite — 5...  ...and hardware teams—influencing silicon I/O, package, power, and reference design choices based on... 
    Full time
    Visa sponsorship
    Relocation package

    Fox Point Recruitment LLc

    Santa Clara, CA
    22 days ago
  • $136k - $218.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA's Advanced Package Engineering team sits at the intersection of cutting-edge chip design and the physical reality of getting silicon to product — and we're expanding it. As AI systems... 
    Full time

    NVIDIA

    Santa Clara, CA
    2 days ago
  •  ...high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating...  ...Computing Group is seeking an experienced and self-motivated package design engineer. As a key member of the Package group, you will work across... 

    AMD

    San Jose, CA
    4 hours ago
  • $150k - $250k

     ...Principal Analog Design EngineerAre you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable... 
    Temporary work

    Celero Communications

    San Jose, CA
    2 days ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, AI & ML Design Verification Job Location: San Jose, CA (This position requires a full-time, on-site presence...  ...for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges... 
    Full time
    Work experience placement
    Work at office

    SiMa Technologies

    San Jose, CA
    22 hours ago
  • $220.92k - $311.89k

     ...product we build. This role is more than designing circuits; it's about shaping how we...  ...nodes and products.We're looking for a Principal Engineer who thrives on solving hard problems,...  ...delivering cutting-edge silicon process and packaging technology leadership for the AI era,... 
    Full time
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    1 day ago
  • $203.8k - $315.9k

    DescriptionJob Title: Principal Engineer, Hardware Design Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San...  ...for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges... 
    Full time
    Work at office

    SiMa Technologies

    San Jose, CA
    1 day ago
  • $219k - $351k

     ...an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the...  ...and company performance.  This is in addition to our diverse package of benefits centered around the wellbeing of our employees and... 
    Work at office
    Flexible hours

    Samsung Semiconductor

    San Jose, CA
    a month ago
  • $70.3k - $163k

     ...Technology Inc.People come to work at Microchip because we help design the technology that runs the world. They stay because our...  ...% standing, 15% walkingPay Range:We offer a total compensation package that ranks among the best in the industry. It consists of competitive... 
    Full time

    Microchip Technology

    San Jose, CA
    22 hours ago
  • $131.1k - $222.76k

     ...seeking a highly motivated System Validation Engineer to join our growing System Validation...  ...members. We also offer a competitive benefits package. Develop and execute comprehensive system...  ..., and application-level requirements.Design and implement validation methodologies,... 
    Local area

    Onsemi

    San Jose, CA
    3 days ago
  • $2,000 per month

     ...hardware for frontier intelligence. We co-design chips, racks, software, and...  ...top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure...  ...history. Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible... 
    Work at office
    Relocation package

    Etched

    San Jose, CA
    2 days ago
  • $268k - $402k

     ...Category Engineering Hire Type Employee Job ID 17450 Base Salary Range $268000-$40200...  ...products. We deliver industry-leading silicon design, IP, simulation and analysis solutions,...  ...for 3DIC silicon IP and advanced packaging design, covering layout, physical design... 
    Remote work
    Shift work

    Synopsys Inc

    Sunnyvale, CA
    17 days ago
  •  ...ultra-low power consumption, high radix, compact chip-scale design, offering hyperscale data centers enhanced performance,...  ...: This role is for a highly skilled and experienced Principal Packaging Design Engineer to lead the development of our next-generation silicon... 
    Contract work

    nEye.ai

    Santa Clara, CA
    24 days ago
  • $182k - $319k

     ...at least one piece of hardware that we designed, developed, manufactured or service. Celestica...  ...and the top 3 non-X86 server providers engineering solutions for this generation and the...  ...the future together. The Senior Principal, Design Engineering will be responsible... 
    Local area

    Celestica International LP

    San Jose, CA
    more than 2 months ago
  •  ...On-Site role Job Description: Designer will be responsible for the design of high performance RF and analog circuit blocks. Responsibilities include transistor level, block level and module level circuit architecture, design, simulation, optimization... 
    Work experience placement
    Flexible hours

    Denken Solutions, Inc.

    San Jose, CA
    5 days ago
  • $140k - $200k

     ...Kratos Microwave, Inc., a Kratos' company, is looking for a Principal RF Design Engineer 6 to work onsite at either their San Jose, CA facility or their Folsom, CA facility. Kratos Defense & Security Solutions, Inc. (NASDAQ:KTOS) develops and fields transformative, affordable... 
    Full time
    Temporary work
    Work at office

    Kratos Defense

    San Jose, CA
    more than 2 months ago
  •  ...notch low-voltage power MOSFET design team. As part of Renesas’s...  ...Power Business Division, this Engineer will work on next-generation...  ...Description We are seeking a Principal Device Design Engineer to...  ...applications Implications of packaging and PCB parasitics during... 

    Renesas Electronics

    San Jose, CA
    4 days ago
  • $153.5k - $310.5k

     ...Senior Principal Mechanical EngineerThis role has been designed as 'Hybrid' with an expectation that you will work on...  ...ResponsibilitiesReporting to the Head of Mechanical Engineering, the Senior Principal...  ...for mechanical architecture, packaging, manufacturability, reliability... 
    Work experience placement
    Work at office
    2 days per week

    Hewlett Packard Enterprise Development LP

    Sunnyvale, CA
    2 days ago
  •  ...computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI...  ....THE ROLE:Join AMD's advanced packaging organization and help shape the mechanical...  ..., and semiconductor products. As a Principal Mechanical Engineer, you will lead the development of advanced... 

    AMD

    San Jose, CA
    4 hours ago
  • $180k - $260k

     ...California is a specialty image sensor design and manufacturing company with deep experience...  ...Director of Sensor Product Design Engineering to play a pivotal role in shaping the future...  ...80,000 to $260,000. Actual compensation packages are based on several factors that are... 
    Remote work

    Fairchild Imaging, Inc.

    San Jose, CA
    16 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Principal Engineer, Package Design. Be the first to apply!