Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

PHY RTL Design Engineer

$175k - $308.5k

Apple Inc.

Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description Develop signal processing intensive design for wireless communication SoCs, including: Writing specifications, other documents, and defining Microarchitecture based on MATLAB/C system model. Architecting area and power. Efficient low latency designs with scalability and flexibility. Work with algorithm and software team to ensure performance and power efficiency. Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless protocols. Responsibilities RTL coding and verification for PHY modem development. Support backend activities by reviewing the reports and appropriate adjustment of the design. Involve in the pre and post silicon bringup process. Minimum Qualifications Bachelor’s degree +10 years of relevant experience in related field. Strong understanding of DSP. Digital Communications knowledge. Proficiency in RTL Design. Preferred Qualifications Familiarity with UVM DV environment and AI based efficiency improvement flows. Strong fixed-point knowledge and extensive experience with bit-true cycle-accurate verifications. Understanding of Decoders - Viterbi, LDPC, Polar. Understanding of Filter design, multi-radix implementation, and compromises. Knowledgeable in modern design techniques and energy-efficient/low power logic design, and power analysis. Familiarity with power estimation (vector-less and vector-based), modeling, profiling, and post-silicon power correlation. Solid understanding of wireless standards, such as IEEE 802.11, 802.15, Bluetooth or 3GPP is a plus. Background in computer architecture. Bus fabric, especially APB/AHB/AXI. Power management with multiple power domains. Ability to work well in a team and be productive under ambitious schedules. Should exhibit excellent interpersonal skills and be self‑motivated and well‑organized. Experience with FPGA and/or emulation platform desired. Excellent communication skills – both written, and oral. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,000 and $308,500, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant. At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace. Learn about reasonable accommodations for job applicants. Apple accepts applications to this posting on an ongoing basis. #J-18808-Ljbffr Apple Inc.

Vacancy posted 5 days ago
Similar jobs that could be interesting for youBased on the PHY RTL Design Engineer in Sunnyvale, CA vacancy
  • Intel's HIPD team seeks a senior Logic design engineer for UCIE PHY IP in datacenter/server designs. You will develop RTL, define architecture features, and ensure design quality from RTL to timing convergence. The role requires strong SystemVerilog expertise, collaboration... 
    Suggested

    Intel

    Santa Clara, CA
    20 hours ago
  •  ...We have following urgent role with our DIRECTclient. Title: RTL Design Engineer Location: Santa Clara, CA & Hudson, MA. Duration: 6+ Months Communication techniques (PHY, FFT, Filters, modulations, coding, acquisition) Wireless or wireline modem communications or DSP background... 
    Suggested

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    4 days ago
  • $163k - $236k

    Design and implement high-speed blocks, taking end-to-end ownership...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, or a...  ...for communication systems or PHY (Physical Layer) e.g., filters...  ...within AI/ML-driven systems.As an RTL Design Engineer, you will be a... 
    Suggested
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  •  ...looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key...  ...Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams...  ...with DDR or Memory Controller. PHY Verification is a plus Experience with... 
    Suggested
    Contract work
    Work at office
    2 days per week
    3 days per week

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  •  ...libraries like UVM 10+ years of ASIC design verification experience...  ...with DDR or Memory Controller. PHY Verification is a plus...  ...Collaborate with architects, hardware engineers, and firmware engineers to...  ...Proficient in debugging firmware and RTL code using simulation tools... 
    Suggested

    Infobahn Softworld Inc

    Santa Clara, CA
    5 days ago
  • Redolent Infotech Pvt. Ltd. is seeking an RTL Design Engineer for an urgent contract role in Santa Clara, CA and Hudson, MA. The incumbent will work on communication techniques (PHY, FFT, filters, modulations, coding, acquisition) and DSP-based wireless or wireline modem... 
    Contract work
    Immediate start

    Redolent Infotech Pvt. Ltd.

    Santa Clara, CA
    4 days ago
  • $163k - $237k

    Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power...  ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer...  ...(MAC), link (L2), or physical (PHY) layers.Preferred qualifications... 
    Worldwide

    Google

    Sunnyvale, CA
    6 hours ago
  • Intel Corporation's HIPD team seeks a senior Logic design engineer to advance the UCIE PHY IP for datacenter/server designs. You will craft RTL, simulate, and contribute to architecture definitions for the IP block. Responsibilities include RTL quality checks, timing and... 

    Intel Corporation

    Santa Clara, CA
    20 hours ago
  • $163k - $236k

     ...create and review management and control subsystem's design microarchitecture specifications.Develop SystemVerilog RTL to implement logic for ASIC products according...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    2 days ago
  • $163k - $236k

    Lead the PCIe microarchitecture and RTL development, ensuring high-performance designs that strictly adhere to Power, Performance, and Area (PPA) targets...  ...Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a... 
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $138k - $197k

     ...microarchitecture of a small to medium size IP.Perform RTL coding, function/performance simulation...  ...:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  ...architecture.Experience with ASIC design methodologies for clock domain checks, reset... 
    Worldwide
    Night shift

    Google

    Mountain View, CA
    1 day ago
  •  ...Console APUs using a flexible controller design as the base for all our IP. We are looking...  ...experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa...  ...design engineer with a strong background in RTL development and a commitment to advancing... 
    Flexible hours

    AMD

    Santa Clara, CA
    2 days ago
  •  ...Technology team is searching for a passionate and innovative RTL design engineer to develop high-performance, multi-protocol wireline transceivers...  ...architects to micro-architect cutting edge high-speed SerDes PHY designRTL design of digital blocks, such as calibration and... 

    AMD

    San Jose, CA
    1 day ago
  • $163k - $237k

    Engage in developing CPU cache subsystems, focusing on RTL design and microarchitecture for future CPU generations.Collaborate with performance...  ...area.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or... 
    Worldwide

    Google

    Mountain View, CA
    2 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...is a plus. • Proficiency with hardware (RTL) design in Verilog, System Verilog, or VHDL...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 

    Baidu

    Sunnyvale, CA
    3 days ago
  • $138k - $197k

     ...quality, performant, and power-efficient RTL code primarily in SystemVerilog.Partner with...  ...the continuous enhancement of internal design tools, flows, and methodologies.Work...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • SiFive is seeking a Power-Management/Reset/Clock Micro-Architect and RTL Design Engineer to craft the central nervous system for cutting-edge RISC-V CPU and SoC IP. You will design configurable power management, reset, and clocking solutions as part of a dynamic team delivering... 

    Socket.dev

    Santa Clara, CA
    4 days ago
  • $200k - $250k

    Job Title: Principal RTL Design Engineer - PCIe / CXL / High-Speed SoCLocation: Santa Clara, CACompensation: $200K - $250K base DOE plus bonus and RSUs ($300K - $350K+ total comp.)Requirements: RTL Design, Verilog / SystemVerilog, PCIe / CXL / Ethernet / UALink, High-Speed... 

    CyberCoders

    Santa Clara, CA
    1 day ago
  • Intel is looking for an experienced SoC Logic Design Engineer based in Santa Clara, California. You will develop high-quality logic designs...  ...candidate holds a relevant degree and has extensive experience in RTL development and SoC logic integration. This role offers a... 

    Intel

    Santa Clara, CA
    20 hours ago
  • A leading tech company based in Sunnyvale, CA is seeking a PCIe Design Engineer to lead the design of high-performance ASICs for AI/ML hardware acceleration. The role involves RTL development, managing comprehensive documentation, and integrating subsystem functionality... 

    Google Inc.

    Sunnyvale, CA
    20 hours ago
  • Apple is seeking an RTL Design Engineer in Cupertino, California to advance mixed-signal and digital blocks in silicon. You will specify, design, verify, and support lab bring‑up for high‑speed RTL circuits with signal processing capabilities. The role emphasizes Verilog... 

    Apple Inc.

    Cupertino, CA
    20 hours ago
  • $184.7k - $324.8k

    Specify, design and help in the verification and lab bring up of advanced mixed-signal circuits...  ...In this job, you will be responsible for RTL coding of blocks specified by you or...  ...designers and design verification engineers. Formal tools like LINT, CDC, RDC will be... 
    Work experience placement
    Relocation

    Apple Inc.

    Sunnyvale, CA
    20 hours ago
  • $163k - $237k

     ...Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,...  .... 8 years of experience in ASIC design. Experience interacting with software, system...  ...bus protocols. Responsibilities Design RTL Intellectual Property (IP) focusing on... 

    Google Inc.

    Sunnyvale, CA
    20 hours ago
  • $129.3k - $225.3k

     ...you're passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated RTL Design Engineer. This is an exciting position in the world class Apple mixed-signal silicon design team! This role will build upon your solid... 
    Relocation

    Apple Inc.

    Cupertino, CA
    1 day ago
  • Intel is seeking an experienced RTL design engineer to develop mixed-signal IPs, RTL coding, and simulation for cell libraries, blocks, and subsystems. You will contribute to architecture decisions and ensure design integrity through verification and optimization. The role... 

    Intel

    Santa Clara, CA
    20 hours ago
  • Apple Inc. in Cupertino, California, is seeking an experienced RTL engineer to specify, design and verify advanced mixed-signal circuits, focusing on the digital side. You will collaborate with system architects, circuit designers and design verification engineers to ensure... 

    Apple Inc.

    Cupertino, CA
    20 hours ago
  • A tech company in Cupertino is seeking an experienced ASIC/VLSI Design Engineer to design innovative communication systems. The role involves collaboration with multiple teams, RTL coding, and optimization of design for performance. Candidates should have over 5 years... 

    Retym Israel Ltd

    Cupertino, CA
    3 days ago
  • Apple Inc. seeks an experienced RTL Design Engineer to code blocks for advanced mixed-signal circuits and to write precise design specifications. You will collaborate closely with system architects, circuit designers, and design verification engineers to ensure high-quality... 

    Apple Inc.

    Sunnyvale, CA
    20 hours ago
  • SPACE EXPLORATION TECHNOLOGIES CORP is looking for a motivated SR. RTL DESIGN ENGINEER in Sunnyvale, CA to develop cutting-edge ASICs for Starlink. This role includes responsibilities in evaluating design architectures, implementing RTL in Verilog/System Verilog, and collaborating... 

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    20 hours ago
  • SpaceX in Sunnyvale is seeking a Sr. RTL Design Engineer to help develop next‑generation ASICs for Starlink ground and space infrastructure. You will define micro‑architecture, implement RTL in Verilog/SystemVerilog, and collaborate with verification, physical design, and... 

    InvestedintheMission

    Sunnyvale, CA
    20 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to PHY RTL Design Engineer. Be the first to apply!