Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Lead DFT Methodology Engineer for SoC Test & Verification

Segment (Twilio)

NVIDIA is seeking a DFT Methodology Engineer to drive advanced test access mechanisms, I1149.1/I1500/I1687, memory BIST, and DFX security for multi-million gate SoCs in Santa Clara, CA. You will partner with RTL, timing, physical design, and software teams to shape next-gen products and validate designs through silicon bring-up.

The role requires a Master’s in EE or related field and 10+ years of hands-on experience in DFT, SoC architecture, RTL design, and verification.

#J-18808-Ljbffr
Vacancy posted 4 days ago
Similar jobs that could be interesting for youBased on the Lead DFT Methodology Engineer for SoC Test & Verification in Santa Clara, CA vacancy
  •  ...NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next-generation silicon, ensuring testability...  .... The role requires 10+ years in SoC architecture, RTL design, and verification with strong scripting skills and a drive to... 
    Suggested

    NVIDIA Gruppe

    Santa Clara, CA
    22 hours ago
  •  ...analytical and strategic SoC Design Verification (DV) Lead to architect, drive, and...  ...lead a team of verification engineers tasked with validating...  ...teams to establish robust methodologies and guarantee first-time-...  ...scenarios that must be stress-tested. Environment... 
    Suggested
    Remote work
    Shift work

    TylSemi

    San Jose, CA
    4 days ago
  • $168k - $264.5k

     ...are now looking for a Senior DFT Methodology Engineer! As a Senior DFT...  ...architect and develop the test methodologies that make our...  ...solutions for DFT architecture, verification, and post-silicon validation...  ...of hands-on experience in SoC architecture, RTL design, and... 
    Suggested
    Full time

    Nvidia

    Santa Clara, CA
    9 days ago
  •  ...Cisco Systems, Inc. in San Jose seeks a DFT Verification Lead to drive test planning and bench development for robust DFT architectures. You will work with Front-end RTL and backend PD teams to validate test logic across implementation and post-silicon flows, with mentorship... 
    Suggested

    Cisco

    San Jose, CA
    2 days ago
  • $2,000 per month

     ...investors and staffed by leading engineers, Etched is...  ...For Testability (DFT) Engineer to join...  ...of our testing processes, thereby...  ...architectures for ASIC and SoC designs to...  ...industry-standard DFT methodologies such as scan insertion...  ...with design and verification teams to ensure... 
    Suggested
    Work at office
    Relocation package

    The Consensus

    San Jose, CA
    4 days ago
  •  ...Apple Inc. in Sunnyvale, CA is seeking a Wireless SOC Design Verification Engineer to own a meaningful verification scope across pre-silicon RTL verification...  ...verification with UPF, directed and constrained-random testing, coverage models and automated regression. #J-18808-... 

    Apple

    Sunnyvale, CA
    3 days ago
  •  ...enabling human life on Mars.ASIC/SOC DFT ENGINEER (SILICON ENGINEERING)At...  .... We design, build, test, and operate all parts of the...  ...(DRC) toolsIntegration and verification of Design for Test (DFT) fabrics...  ...of ASIC design flow, methodologies, physical design, and verificationExperience... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    5 days ago
  • $232k - $368k

     ...is seeking an outstanding SoC Verification Engineer to serve as a Person-in-Charge...  ...clear mitigation plans.Lead risk identification and mitigation...  ...SoC verification flows and methodologies to meet the demands of next...  ...and hardware-controlled test development at the SoC... 
    Full time

    Nvidia

    Santa Clara, CA
    7 days ago
  •  ...A leading technology company in Santa Clara, California is seeking a Design Verification Engineer to validate CPU and SOC micro-architectures. The ideal candidate will develop detailed test plans and verification methodologies, ensuring the designs meet launch readiness... 

    Qualcomm

    Santa Clara, CA
    20 hours ago
  •  ...Etched is seeking a highly skilled Design For Testability (DFT) Engineer to ensure robust testability of ICs from design to production...  ...integrate scan, boundary scan, BIST, MBIST, and work with design/verification teams to improve coverage and reliability. The role spans... 

    The Consensus

    San Jose, CA
    20 hours ago
  • $135k - $175k

     ...human life on Mars. ASIC/SOC DFT ENGINEER (SILICON ENGINEERING) At...  ...worldwide. We design, build, test, and operate all parts of...  ...) tools Integration and verification of Design for Test (DFT) fabrics...  ...of ASIC design flow, methodologies, physical design, and verification... 
    Temporary work
    Worldwide
    Weekend work

    SpaceX

    Palo Alto, CA
    3 days ago
  • $147.4k - $272.1k

     ...capabilities for the Silicon Engineering Power team. Your...  ...low‑power design and verification workflows....  ...smooth adoption of these methodologies. Minimum Qualifications...  ...of VLSI designs and SOC design processes....  ...contemporary software testing and development methodologies... 
    Relocation

    Apple

    Cupertino, CA
    20 hours ago
  •  ...Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of integrated...  ...on design requirements, and ensure robust test strategies during production. This...  ...requires 10+ years of DFT experience in ASIC or SoC environments and offers comprehensive... 
    Relocation package

    Etched.ai, Inc.

    San Jose, CA
    21 hours ago
  • $220.92k - $311.89k

     ...Job Description: Intel’s AI SoC organization is driving...  ...cloud. As a Senior Formal Verification Engineer, you will play a critical...  ...complex features.Document test plans and lead technical reviews with design...  ...infrastructure and methodology.Apply learnings from post-... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    8 days ago
  • $168k - $264.5k

     ...world.NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and...  ...a solid grasp of ASIC verification methodologies.What you'll be doing:Responsible for...  ...protocol compliance.Develop and implement test plans for fabric and interconnect... 
    Full time
    Night shift

    Nvidia

    Santa Clara, CA
    7 days ago
  • $175k - $308.5k

     ...iPhones. As part of the Wireless SOC team, you will have the...  ...coverage driven and directed test cases, deploy new AI tools, and implement methodologies to improve quality of tape-out...  ...debug architecture. As a Design Verification Engineer on our team, you'll be at the... 
    Relocation
    Night shift

    Apple Inc.

    Sunnyvale, CA
    4 days ago
  • $211.8k - $317.8k

    ## Lead CPU Firmware Verification and Validation Engineer/ ManagerSanta Clara, California, United States...  ...Qualcomm's Snapdragon SoC, delivering a comprehensive...  ...through robust testing and validation.* Implement...  ...integration and Design For Test (DFT)**Minimum Qualifications... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    4 days ago
  • $165k - $195k

     ...Senior SoC Verification/Validation EngineerSan Jose, CAAstera...  .../Validation Engineer who are passionate about...  ...to life on industry-leading emulation platforms....  ...plansDevelop C/C++ FW and tests to validate and execute...  ...itemsBuild tools and methodologies to validate and debug... 
    Relocation
    Flexible hours

    Astera Labs

    San Jose, CA
    3 days ago
  • $105.65k - $149.15k

     ...be part for the Server SoC Design Validation team...  ...functional logic verification and emulation validation...  ...SoC verification plans, test benches, and the verification...  ...infrastructure and methodology.Absorbs learning from...  ...or computer science, Engineering or related field.... 
    Full time
    Internship
    Local area
    Immediate start
    Shift work

    Intel

    Santa Clara, CA
    4 days ago
  •  ...self-motivated design verification engineer to join our growing...  ...you will be part of a SOC team to drive and improve...  ...quality, industry-leading technologies to...  ...RESPONSIBILITIES: Develop/Maintain tests for functional...  ...flow, verification methodology and general computational... 

    AMD

    San Jose, CA
    7 days ago
  •  ...looking for a skilled DFT/ATPG Engineer with 5+ years of hands...  ...-on experience in ASIC/SoC design and manufacturing test. The candidate should...  ...insertion, scan-chain verification, and DFT rule checks.Generate...  ....Work on IO test methodologies and pin-level validation... 

    Katalyst Healthcares & Life Sciences

    Santa Clara, CA
    5 days ago
  • $150.98k - $218.62k

     ...and experienced Staff Design Verification Engineer to help develop next-...  ...generation eFPGA technology and the SoCs that integrate it. This role...  ..., including UVM-based methodologies, SystemVerilog assertions, and...  ...verification environments and test suites.Develop SystemVerilog... 
    Permanent employment
    Full time
    Work at office
    Day shift

    Analog Devices

    San Jose, CA
    5 days ago
  •  ...breakthroughs, or bringing leading edge products to...  ...an experienced DFT/DFx Methodology, Architecture,...  ...support, test constraints, ATPG...  ...closely with design, verification, physical design, CAD, product engineering, and test engineering...  ...IP used across SoCs.THE PERSON:The... 

    AMD

    Santa Clara, CA
    8 days ago
  • $200k - $350k

     ...looking for talented Design Verification Engineers to help verify and deliver Velaura...  ...next generation Physical AI SoC. You will work closely with...  ...scratch to deliver industry leading inference performance at...  ...and turn it into detailed test and coverage plans, including... 
    Flexible hours

    Velaura

    Santa Clara, CA
    4 days ago
  •  ...Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One. You will collaborate with front-end...  ..., and experience with front-end tools (simulators, linting, CDC, synthesis, formal verification). #J-18808-Ljbffr

    020 Cisco Systems, Inc.

    San Jose, CA
    4 days ago
  •  ...of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong...  ...observability, and scan-based testing ~ Proven expertise in...  ...~ Knowledge of IO Test methodologies for interface and pin level...  ...understanding of clock DFT and clock verification concepts ~ Strong grasp... 

    W3Global

    Santa Clara, CA
    16 hours ago
  • $153.6k - $215k

     ...work at Amazon!As an ATE Test Engineer, you will engage with...  ...validation ATE test methodology for Amazon Leo custom...  ...support the design and verification of the ATE hardware that...  ...wave System-on-Chips (SoCs) on ATE platforms such...  ...Partner directly with DFT teams to define test... 
    Permanent employment
    Local area
    Flexible hours

    Amazon

    Sunnyvale, CA
    5 days ago
  • $100k - $166.75k

     ...looking for a creative and experienced ATE Test Engineer. NVIDIA has continuously reinvented...  ...including Product Development Engineering, DFT, and IC design to efficiently debug any...  ...industry.Knowledge of silicon verification, testing and manufacturingHave knowledge... 
    Full time
    Work experience placement
    Overseas

    Nvidia

    Santa Clara, CA
    8 days ago
  • $168k - $264.5k

     ...choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking...  ...use cases in manufacturing testing on some of the industry's most complex...  ...will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas.This will include working... 
    Full time

    Nvidia

    Santa Clara, CA
    6 days ago
  • $135k - $160k

     ...on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING)...  ...worldwide. We design, build, test, and operate all parts...  ...Integration and verification of Design for Test (DFT...  ...Generation (ATPG) tools and methodologies, including generating...  ...on complex SoCs or ASICs Hands‑on experience... 
    Permanent employment
    Temporary work
    Worldwide
    Weekend work

    SPACE EXPLORATION TECHNOLOGIES CORP

    Sunnyvale, CA
    19 hours ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Lead DFT Methodology Engineer for SoC Test & Verification. Be the first to apply!