Sign up to access all features of our service.
  • Job search
  • Favorites
  • Create a CV
    New
  • Salaries
  • Subscriptions

Senior Physical Design Engineer

$82.08k - $193.44k
Full-time

Capgemini

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.

Location

This is an onsite role based in Santa Clara, CA.

About the job you’re considering

As a Physical Design Engineer , you will work on complex digital and mixed-signal designs across advanced process technologies, helping drive designs from implementation through verification and tape-out. This role offers the opportunity to solve challenging physical design problems, collaborate with cross-functional engineering teams, and support next-generation IC product development using industry-leading methodologies and tools.

Your role

As a Physical Design Engineer, you will support the implementation and optimization of advanced-node semiconductor designs. Key responsibilities may include:

  • Lead or support physical design activities, including floor planning, placement, clock tree synthesis, routing, and physical-aware synthesis.
  • Develop and implement power-grid strategies, high-speed clock constraints, and design specifications to support performance, power, and area goals.
  • Perform physical design verification and debug LVS and DRC issues at both chip and block levels.
  • Collaborate with design, layout, verification, timing, and methodology teams to address implementation challenges across the design lifecycle.
  • Support CDC, static timing analysis, parasitic-aware simulation, and timing closure activities using relevant EDA tools and methodologies.
  • Contribute to tape-out readiness, including design signoff, foundry interaction, and alignment with IC product development requirements.
  • Evaluate design tradeoffs related to power consumption, area, performance, layout complexity, and technology limitations for advanced process nodes(3nm /5nm/7nm

Your skills and experience

We are looking for candidates with strong physical design expertise and hands-on experience in advanced semiconductor implementation. Ideal qualifications include:

  • Must have 10+ years of experience in Physical Design, with hands-on expertise supporting complex digital or mixed-signal IC implementation.
  • Strong knowledge of physical design flows, including floor planning, clock tree synthesis, place and route, physical-aware synthesis, and design closure.
  • Experience developing power-grid strategies and high-speed clock constraints to support performance, power, and area goals.
  • Working knowledge of physical verification methodologies, including LVS and DRC debug at chip and block levels.
  • Familiarity with CDC, static timing analysis methodologies, SDF-annotated simulations, and parasitic delay impact.
  • Exposure to mixed-signal design environments and the interaction between digital implementation and analog/layout requirements.
  • Hands-on experience with tools such as Virtuoso, Calibre, RedHawk, or similar EDA platforms.
  • Understanding of design tape-out processes, foundry requirements, and the semiconductor product development supply chain.
  • Experience with advanced TSMC process nodes, such as 7nm through 2nm, is highly preferred.

Preferred qualifications

  • Experience estimating design and layout effort for digital blocks in advanced-node technologies.
  • Strong understanding of power, performance, and area tradeoffs in leading-edge process technologies.
  • Prior experience supporting full-chip or block-level tape-out to foundries.
  • Ability to work collaboratively across multiple engineering disciplines and communicate technical tradeoffs clearly.

The base compensation range for this role in the posted location is: $82,082 to $193,440

Capgemini provides compensation range information in accordance with applicable national, state, provincial, and local pay transparency laws. The base compensation range listed for this position reflects the minimum and maximum target compensation Capgemini, in good faith, believes it may pay for the role at the time of this posting. This range may be subject to change as permitted by law.

The actual compensation offered to any candidate may fall outside of the posted range and will be determined based on multiple factors legally permitted in the applicable jurisdiction.

These may include, but are not limited to: Geographic location, Education and qualifications, Certifications and licenses, Relevant experience and skills, Seniority and performance, Market and business consideration, Internal pay equity.

It is not typical for candidates to be hired at or near the top of the posted compensation range.

In addition to base salary, this role may be eligible for additional compensation such as variable incentives, bonuses, or commissions, depending on the position and applicable laws.

Capgemini offers a comprehensive, non-negotiable benefits package to all regular, full-time employees. In the U.S. and Canada, available benefits are determined by local policy and eligibility and may include: 

  • Paid time off based on employee grade (A-F), defined by policy: Vacation: 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave
  • Medical, dental, and vision coverage (or provincial healthcare coordination in Canada)
  • Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada)
  • Life and disability insurance
  • Employee assistance programs
  • Other benefits as provided by local policy and eligibility

Important Notice: Compensation (including bonuses, commissions, or other forms of incentive pay) is not considered earned, vested, or payable until it becomes due under the terms of applicable plans or agreements and is subject to Capgemini’s discretion, consistent with applicable laws. The Company reserves the right to amend or withdraw compensation programs at any time, within the limits of applicable legislation.

Disclaimers

Capgemini is an Equal Opportunity Employer encouraging inclusion in the workplace. Capgemini also participates in the Partnership Accreditation in Indigenous Relations (PAIR) program which supports meaningful engagement with Indigenous communities across Canada by promoting fairness, accessibility, inclusion and respect.  We value the rich cultural heritage and contributions of Indigenous Peoples and actively work to create a welcoming and respectful environment. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law.

This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodation does not pose an undue hardship. Capgemini is committed to providing reasonable accommodation during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.

Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process.

Click the following link for more information on your rights as an Applicant in the United States.  

Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, generative AI, cloud and data, combined with its deep industry expertise and partner ecosystem.

Vacancy posted 10 hours ago
Similar jobs that could be interesting for youBased on the Senior Physical Design Engineer in Santa Clara, CA vacancy
  • $168k - $264.5k

     ...work. Come join the team and see how you can make a lasting impact on the world.NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products -... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

     ...limits of current EDA. NVIDIA's interposer designs are among the most complex in the...  ...for them is a small group of high-impact engineers who define how that design process works...  ...package design along with interposer and IC physical design.Strong expertise in developing... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    3 days ago
  • $163k - $237k

    Participate in the Physical Design of complex blocks.Contribute to the design and closure of the full chip and individual blocks from RTL...  ...RTL.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    4 days ago
  • $165k - $241.4k

     ...help each other grow. Because full product development—from design to qualification to production—is within our team, we’re...  ...to power the future of the digital world. Your ImpactAs a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation... 
    Senior
    Full time
    Temporary work
    Local area
    Flexible hours

    CISCO Systems

    San Jose, CA
    4 days ago
  • $256.05k - $361.48k

     ...At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers.The Physical Design Integration Engineer performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready... 
    Senior
    Full time
    Work experience placement
    Local area
    Immediate start
    Flexible hours
    Shift work

    Intel

    Santa Clara, CA
    2 days ago
  • $183k - $247.6k

     ...support for customers who require specialized security solutions for their cloud services.We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we’re... 
    Senior
    Full time
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    4 days ago
  • Responsibilities: • Architect, design and implement new features, performance improvements...  ...verification test plans. • Work with physical implementation team to implement and optimize...  ...work well with others and a belief that engineering is a team sport. • Knowledge of at least... 
    Senior

    Baidu

    Sunnyvale, CA
    3 days ago
  • $196k - $310.5k

    We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators...  ...experiencePerformance verification, low power or physical (synthesis/VLSI) design experienceScripting knowledge in Python... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $132k - $207k

     ...intelligence. We would love to hear from you!We are looking for a Senior Mask Layout Design Engineer, someone who is excited to join a growing and dynamic...  ...-signal circuit designs.What you'll be doing:Performing physical layout for mixed-signal functions like PLL's, high speed... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    4 days ago
  • $168k - $264.5k

    We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and...  ...transistor-level analysis on the design.Drive the design and physical implementation of digital and/or mixed-signal analog... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $132k - $207k

    Are you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer - someone who is excited to join a growing...  ...designers and mask designers.Perform physical layout for digital and mixed-signal functions... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $144k - $180k

     ...benefits of sustainable air mobility. We are designing, manufacturing, and operating an all-...  ...with key stakeholders such as CAE engineers, quality, testing, supply chain, and manufacturing...  ...accommodations to job applicants with physical or mental disabilities, and those with... 
    Senior
    Local area

    Archer Aviation

    San Jose, CA
    4 days ago
  • $136k - $218.5k

     ...clocks group is looking for a top-notch ASIC engineer to join the team. The Team is...  ...clocking. The team collaborates with the front design team to understand the clocking...  ...planning and back end team to help craft the physical floorplan of the chip. The team explains... 
    Senior
    Full time
    Work experience placement

    Nvidia

    Santa Clara, CA
    1 day ago
  • $168k - $264.5k

    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This...  ...design engineers, architects, verification engineers, and physical design engineers to accomplish your tasks. What you will be... 
    Senior
    Full time
    Remote work

    Nvidia

    Santa Clara, CA
    2 days ago
  • $168k - $264.5k

     ...The Digital IP (DIP) group at NVIDIA develops IP for every chip designed at NVIDIA. This group works closely with internal SOC design,...  ...Transistor-level circuit design, supervising layout implementation, physical and logical verification, and debug of SRAM macros.SRAM... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $136k - $218.5k

    NVIDIA is looking for a Senior SOC Design Engineer to join our SOC Design team! At NVIDIA, you'll collaborate with brilliant minds to build cutting...  ...ASICs, and partnering with experts in ASIC design, Physical design, CAD, Package Design, Software, DFT, and more. Our... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    2 days ago
  • $196k - $310.5k

    We are now looking for a Senior ASIC Floorplan Design Engineer!NVIDIA is seeking a talented ASIC Floorplan Engineer to design and implement the world...  ...will be doing:Working with architects, design leads, physical design leads and package leads, you will develop and to... 
    Senior
    Full time

    Nvidia

    Santa Clara, CA
    1 day ago
  •  ..., we advance your career. THE ROLE: As a Principal CAD PCB Physical Design Engineer in the Network Technology Solutions Group, NTSG, you will be...  ...next-generation networking and server products. This is a senior-level, hands-on technical leadership role, ideal for someone... 

    AMD

    Santa Clara, CA
    6 hours ago
  • $163k - $236k

     ...review management and control subsystem's design microarchitecture specifications.Develop...  ...verify, and debug design RTL.Work with physical design teams to ensure design meets...  ...qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science,... 
    Senior
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $154.68k - $231.7k

     ...complex SoCs, from architecture and design all the way through layout, packaging...  ...and production ramp up.The SubSystem Physical Implementation Center of Excellence (...  ...complex Subsystem hardening Working with Senior and Junior engineers to deliver reference floorplan, fully... 
    Permanent employment
    Full time
    Internship
    Work from home
    Relocation

    Marvell

    Santa Clara, CA
    4 days ago
  • $100k

     ...a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking a talented Physical Design Engineer to implement high-performance blocks for our industry-leading CPU and AI/ML architectures. You'll own... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    1 day ago
  • $230k - $280k

     ...750 megawatts of scale, transforming key workloads with ultra high-speed inference.About The RoleAs a member of our tight knit physical design team, you will be working on the design and analysis of 3D integrated products. This role involves a combination of traditional... 

    Cerebras Systems

    Sunnyvale, CA
    2 days ago
  • $140k - $229.8k

    Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:As a leading technology...  ...ASIC Team is actively seeking candidates for several physical design engineering positions in our SOC and core design team. As a... 
    Work experience placement
    Work from home

    Qualcomm

    Santa Clara, CA
    2 days ago
  • $183k - $247.6k

    Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve...  ...of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures,... 
    Local area
    Flexible hours

    Amazon

    Cupertino, CA
    1 day ago
  •  ..., we invite you to apply for this job.Job DescriptionThe Senior Emulation Design Engineer position is your opportunity to join one of the industry’...  ...gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or... 
    Senior

    Axiado Corporation

    San Jose, CA
    4 days ago
  • $116k - $166k

    Participate in the Physical Design (PD) of blocks for complex TPU chips.Contribute to the design and closure of the subchip and individual...  ....Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field,... 
    Worldwide

    Google

    Sunnyvale, CA
    1 day ago
  • $100k

     ...a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions for an industry-leading AI SOC. You'll own the complete implementation... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    3 days ago
  • $100k

     ...commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.Tenstorrent is seeking an exceptional Senior-level Physical Design Engineer to drive top-level implementation of our complex AI and CPU System-on-Chip designs. You'll... 
    Permanent employment

    Tenstorrent

    Santa Clara, CA
    6 hours ago
  • $170k - $220k

    Job description: We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting... 
    Local area

    Affinity Executive Search

    San Jose, CA
    2 days ago

Do you want to receive more vacancies?

Subscribe and receive similar vacancies to Senior Physical Design Engineer. Be the first to apply!