Senior DFT Engineer
$136k - $218.5kNVIDIA
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. What you'll be doing:As a member in our team, you will own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression.In addition, you will help develop and deploy DFT methodologies for our next generation products. You will also help mentor junior engineers on test designs and trade-offs including cost and quality.What we need to see:BSEE (or equivalent experience) with 5+, MSEE with 3+ years of experience or PhD in DFT or related domainsDemonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulationExcellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor toolsGood exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offsExperience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program developmentStrong programming and scripting skills in Perl, Python or Tcl desiredExtraordinary written and oral communication skills with the curiosity to work on rare challengesOur technology has no boundaries! NVIDIA is building the world’s most groundbreaking and state of the art compute platforms for the world to use. It’s because of our work that scientists, researchers and engineers can advance their ideas. At its core, our visual computing technology not only enables an outstanding computing experience, but it is also energy efficient! We pioneered a supercharged form of computing loved by the most demanding computer users in the world - scientists, designers, artists, and gamers. NVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you!#LI-HybridYour base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until October 4, 2026.This posting is for an existing vacancy.NVIDIA uses AI tools in its recruiting processes.NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.SummaryLocation: US, CA, Santa ClaraType: Full time
- Job description Senior DFT EngineerMoTek Technologies has an immediate opening for a Senior DFT Engineer:The ideal candiate will be responsible for DFT flows and implementation Run RTL, gate, and gate with SDF simulations to confirm correct functionality of DFT logic....SeniorImmediate start
- ...Cisco Systems, Inc. is seeking a senior engineer for the Silicon One development organization to push high-quality DFT RTL and robust silicon solutions, collaborating with front-end RTL and backend physical design teams to align with Cisco's scalable architecture. The...Senior
- ...Etched is seeking a highly skilled Design For Testability (DFT) Engineer to ensure robust testability of ICs from design to production. You will develop DFT architectures, integrate scan, boundary scan, BIST, MBIST, and work with design/verification teams to improve coverage...Senior
$168k - $264.5k
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted...SeniorFull time$168k - $264.5k
As a Senior DFT Engineer - Post-Silicon , you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips.NVIDIA has continuously...SeniorFull time- ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer to join the Silicon One development organization in San Jose. You will drive timing constraints, DFT/STA strategies, and work across RTL design, CDC/RDC, and verification efforts to enable successful post-silicon...Senior
- ...Cisco Systems, Inc. is seeking an ASIC DFT STA Engineer in the Silicon One development organization. You will be a detail-oriented engineer with strong timing expertise, collaborating with cross-functional teams to manage clocks, constraints, and DFT flows. The role...Senior
$136k - $218.5k
...human imagination and intelligence. Make the choice to join us today.Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's...SeniorFull time$196k - $310.5k
...advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual searching for a collaborative...Senior- ...Job Description: ~5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs ~ Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing ~ Proven expertise in ATPG pattern generation, analysis, and debug...Senior
$167.7k - $245.2k
...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,... ...verification. Minimum QualificationsBachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week$167.7k - $245.2k
...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,... .... Minimum Qualifications Bachelor’s in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week$167.7k - $245.2k
...development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test,... .... Minimum Qualifications Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years...SeniorFull timeTemporary workLocal areaFlexible hours3 days per week- ...Cisco Systems, Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One. You will collaborate with front-end RTL and backend physical design teams to deliver robust silicon solutions and ensure performance and reliability...Senior
- ...NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies for next-generation silicon, ensuring testability, debugability, and security from bring-up. You will collaborate across RTL, timing, physical design, software, and production to...Senior
$168k - $264.5k
.... Make the choice to join us today.Design-for-X Engineering at NVIDIA works on groundbreaking innovations involving... ...semiconductor chips.What you'll be doing:As a senior member in our team, you will work on innovating in the DFT Power, Thermal & Voltage Noise Methodology areas...SeniorFull time- ...Cisco's Silicon One team in San Jose seeks an experienced engineer to lead test planning and DFT verification for next‑gen silicon. You will develop test benches and own MBIST methodology across the portfolio, collaborating with RTL and physical design teams to ensure...Senior
$168k - $264.5k
...a lasting impact on the world.Join NVIDIA's Design-for-Test Engineering team in Santa Clara, CA, where we are driven by a passion for... ...progress in AI. We keep evolving to solve emerging challenges. As a Senior DFT - Silicon Validation Engineer, you will work on ground...SeniorFull timeShift work- ...Etched.ai, Inc. is seeking a Design For Testability (DFT) Engineer to enhance the testability of integrated circuits. The ideal candidate will develop DFT architectures, collaborate on design requirements, and ensure robust test strategies during production. This position...SeniorRelocation package
$135k - $160k
...actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. ASIC DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world...SeniorPermanent employmentTemporary workWorldwideWeekend work- ...NVIDIA Corporation in Santa Clara, CA seeks a Senior ASIC Design Engineer for Clocks IP to architect clock domains for GPUs/CPUs, collaborating with... ..., floorplanning and back-end teams to meet timing, PPA and DFT requirements. Role involves implementing clocking...Senior
$136k - $218.5k
...impact on the world.We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge... ...in logic synthesis and equivalence checking/FV.Understanding of DFT logic and experience with DFT timing closure for various modes e...SeniorFull time- ...Santa Clara, CA seeks a CPU Cache Coherent Interconnects Design Engineer to own the physical design of the on-chip interconnect network and... ...and system-level caches, contribute to RTL design/verification, and navigate the ASIC flow with DFT/ECO #J-18808-Ljbffr...Senior
$168k - $264.5k
We are now looking for a Senior Circuit Timing Engineer!NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where every line... ..., timing constraints, timing and power convergence, DFT, as well as timing ECO implementation.What we need to see:...SeniorFull timeWorldwideShift work$163k - $236k
...STA flows.Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or... ..., you will work with architecture, logic design, and DFT teams to understand and implement their requirements.The AI and...SeniorFull timeWorldwide- ...Apple's Silicon Engineering Group (SEG) is seeking a CPU Gate Level Synthesis Engineer to drive early-stage development of high-performance... ..., and area while collaborating across RTL, physical design and DFT teams. The role requires a BS and 10+ years in digital logic,...Senior
$167.7k - $245.2k
...Your primary focus will be to drive high-quality Design for Test (DFT) RTL, ensuring robust and reliable silicon solutions that meet... ...:Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 7 years of experiencePrior experience in...SeniorFull timeTemporary workLocal areaFlexible hours$144k - $230k
...lasting impact on the world.We are seeking a highly skilled Senior Failure Analysis (FA) Engineer to drive die-level logic fault localization for our... ...devices. You will work closely with our Design, Test, and DFT teams to identify root causes of silicon failures, accelerate...SeniorFull time$168k - $264.5k
...world.We want a skilled and motivated Implementation Methodology Engineer for NVIDIA's elite VLSI team. This role involves owning... ...AI/ML-assisted flow optimization.Partner with architecture, RTL, DFT, physical build, and sign-off teams to surface PPA opportunities...SeniorFull time$185k - $240k
...Principal / Senior Principal Electrical Design Engineer San Jose, California, United States Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure... ...Drive design-for-excellence initiatives including DFT, DFM, and DFR to systematically improve...SeniorContract workFlexible hours
Do you want to receive more vacancies?
Subscribe and receive similar vacancies to Senior DFT Engineer. Be the first to apply!
- senior living Santa Clara, CA
- senior associate vice president Santa Clara, CA
- senior app developer Santa Clara, CA
- senior manufacturing engineer Santa Clara, CA
- senior ml engineer Santa Clara, CA
- senior executive director Santa Clara, CA
- senior application support engineer Santa Clara, CA
- senior manager data analytics Santa Clara, CA
- senior devops Santa Clara, CA
- senior supply chain manager Santa Clara, CA



